Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.27 99.27 97.95 100.00 98.80 100.00 99.61


Total test records in report: 1317
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1046 /workspace/coverage/default/129.uart_fifo_reset.118589837 Apr 23 02:04:39 PM PDT 24 Apr 23 02:05:21 PM PDT 24 42196499055 ps
T1047 /workspace/coverage/default/221.uart_fifo_reset.2814747495 Apr 23 02:05:47 PM PDT 24 Apr 23 02:07:43 PM PDT 24 74676575717 ps
T1048 /workspace/coverage/default/45.uart_stress_all_with_rand_reset.1618312989 Apr 23 02:02:46 PM PDT 24 Apr 23 02:17:02 PM PDT 24 73196675755 ps
T1049 /workspace/coverage/default/2.uart_rx_oversample.2013946813 Apr 23 01:58:15 PM PDT 24 Apr 23 01:58:18 PM PDT 24 1815697449 ps
T1050 /workspace/coverage/default/46.uart_alert_test.245172098 Apr 23 02:02:56 PM PDT 24 Apr 23 02:02:57 PM PDT 24 44804339 ps
T1051 /workspace/coverage/default/3.uart_perf.3237597339 Apr 23 01:58:18 PM PDT 24 Apr 23 02:11:15 PM PDT 24 14622070220 ps
T1052 /workspace/coverage/default/35.uart_perf.926021043 Apr 23 02:01:23 PM PDT 24 Apr 23 02:03:24 PM PDT 24 11272025462 ps
T215 /workspace/coverage/default/138.uart_fifo_reset.1117713534 Apr 23 02:04:48 PM PDT 24 Apr 23 02:05:52 PM PDT 24 76142813703 ps
T1053 /workspace/coverage/default/14.uart_alert_test.2301360912 Apr 23 01:58:54 PM PDT 24 Apr 23 01:58:55 PM PDT 24 29046065 ps
T1054 /workspace/coverage/default/77.uart_fifo_reset.3016081737 Apr 23 02:03:54 PM PDT 24 Apr 23 02:04:05 PM PDT 24 12176823245 ps
T1055 /workspace/coverage/default/198.uart_fifo_reset.4126941537 Apr 23 02:05:30 PM PDT 24 Apr 23 02:05:45 PM PDT 24 28285613877 ps
T172 /workspace/coverage/default/27.uart_fifo_overflow.3602953980 Apr 23 02:00:04 PM PDT 24 Apr 23 02:00:33 PM PDT 24 197770795053 ps
T1056 /workspace/coverage/default/4.uart_stress_all_with_rand_reset.1222112399 Apr 23 01:58:21 PM PDT 24 Apr 23 02:06:29 PM PDT 24 44271613235 ps
T247 /workspace/coverage/default/284.uart_fifo_reset.1587772006 Apr 23 02:06:41 PM PDT 24 Apr 23 02:06:54 PM PDT 24 17797482311 ps
T1057 /workspace/coverage/default/10.uart_perf.155977174 Apr 23 01:58:34 PM PDT 24 Apr 23 02:01:33 PM PDT 24 16677299802 ps
T1058 /workspace/coverage/default/31.uart_smoke.2779109069 Apr 23 02:00:44 PM PDT 24 Apr 23 02:00:49 PM PDT 24 6285233758 ps
T1059 /workspace/coverage/default/228.uart_fifo_reset.3647074452 Apr 23 02:05:52 PM PDT 24 Apr 23 02:06:35 PM PDT 24 23708379106 ps
T1060 /workspace/coverage/default/4.uart_fifo_full.3188469482 Apr 23 01:58:20 PM PDT 24 Apr 23 01:58:59 PM PDT 24 21426841444 ps
T1061 /workspace/coverage/default/0.uart_stress_all_with_rand_reset.2297042202 Apr 23 01:58:10 PM PDT 24 Apr 23 02:13:00 PM PDT 24 61411834738 ps
T1062 /workspace/coverage/default/29.uart_stress_all_with_rand_reset.1644792645 Apr 23 02:00:34 PM PDT 24 Apr 23 02:03:22 PM PDT 24 30165028127 ps
T1063 /workspace/coverage/default/27.uart_rx_oversample.1525304570 Apr 23 02:00:08 PM PDT 24 Apr 23 02:00:11 PM PDT 24 1814341811 ps
T1064 /workspace/coverage/default/7.uart_alert_test.2141141526 Apr 23 01:58:35 PM PDT 24 Apr 23 01:58:37 PM PDT 24 66088018 ps
T1065 /workspace/coverage/default/31.uart_fifo_overflow.4116478935 Apr 23 02:00:44 PM PDT 24 Apr 23 02:02:40 PM PDT 24 68553244786 ps
T1066 /workspace/coverage/default/30.uart_perf.1166662306 Apr 23 02:00:44 PM PDT 24 Apr 23 02:03:49 PM PDT 24 13030935580 ps
T1067 /workspace/coverage/default/1.uart_perf.2536553447 Apr 23 01:58:14 PM PDT 24 Apr 23 02:00:39 PM PDT 24 11585967508 ps
T1068 /workspace/coverage/default/22.uart_rx_start_bit_filter.1097950372 Apr 23 01:59:36 PM PDT 24 Apr 23 02:00:46 PM PDT 24 41735371114 ps
T1069 /workspace/coverage/default/264.uart_fifo_reset.3259955980 Apr 23 02:06:19 PM PDT 24 Apr 23 02:06:48 PM PDT 24 34523705600 ps
T1070 /workspace/coverage/default/117.uart_fifo_reset.4133490039 Apr 23 02:04:30 PM PDT 24 Apr 23 02:06:10 PM PDT 24 274744373707 ps
T1071 /workspace/coverage/default/15.uart_smoke.3264587485 Apr 23 01:58:51 PM PDT 24 Apr 23 01:59:16 PM PDT 24 5450807553 ps
T1072 /workspace/coverage/default/40.uart_smoke.683984667 Apr 23 02:01:54 PM PDT 24 Apr 23 02:01:56 PM PDT 24 741618093 ps
T1073 /workspace/coverage/default/38.uart_intr.2054749096 Apr 23 02:01:45 PM PDT 24 Apr 23 02:01:54 PM PDT 24 23885704231 ps
T1074 /workspace/coverage/default/24.uart_loopback.3944661114 Apr 23 01:59:56 PM PDT 24 Apr 23 02:00:07 PM PDT 24 4449748370 ps
T1075 /workspace/coverage/default/16.uart_fifo_full.2159095164 Apr 23 01:59:03 PM PDT 24 Apr 23 01:59:38 PM PDT 24 69659045090 ps
T1076 /workspace/coverage/default/162.uart_fifo_reset.2270422312 Apr 23 02:05:03 PM PDT 24 Apr 23 02:05:22 PM PDT 24 44689653740 ps
T1077 /workspace/coverage/default/27.uart_tx_ovrd.1654223608 Apr 23 02:00:08 PM PDT 24 Apr 23 02:00:29 PM PDT 24 5951169580 ps
T1078 /workspace/coverage/default/38.uart_stress_all.3222487456 Apr 23 02:01:44 PM PDT 24 Apr 23 02:19:48 PM PDT 24 231018443029 ps
T1079 /workspace/coverage/default/15.uart_loopback.34260372 Apr 23 01:59:00 PM PDT 24 Apr 23 01:59:10 PM PDT 24 9808511144 ps
T1080 /workspace/coverage/default/49.uart_fifo_reset.1672607546 Apr 23 02:03:11 PM PDT 24 Apr 23 02:03:54 PM PDT 24 275473457325 ps
T1081 /workspace/coverage/default/21.uart_rx_start_bit_filter.2883152169 Apr 23 01:59:32 PM PDT 24 Apr 23 01:59:35 PM PDT 24 1358414179 ps
T1082 /workspace/coverage/default/77.uart_stress_all_with_rand_reset.935966681 Apr 23 02:03:55 PM PDT 24 Apr 23 02:11:43 PM PDT 24 99911833483 ps
T1083 /workspace/coverage/default/31.uart_long_xfer_wo_dly.955609789 Apr 23 02:00:47 PM PDT 24 Apr 23 02:07:41 PM PDT 24 80448481181 ps
T1084 /workspace/coverage/default/211.uart_fifo_reset.3661062238 Apr 23 02:05:38 PM PDT 24 Apr 23 02:06:28 PM PDT 24 121417742642 ps
T1085 /workspace/coverage/default/40.uart_long_xfer_wo_dly.2321759869 Apr 23 02:02:04 PM PDT 24 Apr 23 02:16:12 PM PDT 24 161951692955 ps
T1086 /workspace/coverage/default/52.uart_stress_all_with_rand_reset.2624552202 Apr 23 02:03:26 PM PDT 24 Apr 23 02:10:14 PM PDT 24 170605447160 ps
T1087 /workspace/coverage/default/20.uart_stress_all_with_rand_reset.2356617837 Apr 23 01:59:30 PM PDT 24 Apr 23 02:01:48 PM PDT 24 16036270855 ps
T1088 /workspace/coverage/default/17.uart_long_xfer_wo_dly.444968109 Apr 23 01:59:10 PM PDT 24 Apr 23 02:03:17 PM PDT 24 119560602771 ps
T1089 /workspace/coverage/default/46.uart_tx_rx.178113256 Apr 23 02:02:49 PM PDT 24 Apr 23 02:02:59 PM PDT 24 24974296980 ps
T1090 /workspace/coverage/default/53.uart_stress_all_with_rand_reset.3708483669 Apr 23 02:03:26 PM PDT 24 Apr 23 02:21:57 PM PDT 24 259424018294 ps
T1091 /workspace/coverage/default/31.uart_perf.3106987502 Apr 23 02:00:47 PM PDT 24 Apr 23 02:13:19 PM PDT 24 12512174539 ps
T1092 /workspace/coverage/default/22.uart_stress_all.89035985 Apr 23 01:59:42 PM PDT 24 Apr 23 02:04:43 PM PDT 24 134489397407 ps
T1093 /workspace/coverage/default/12.uart_rx_start_bit_filter.4027239472 Apr 23 01:58:44 PM PDT 24 Apr 23 01:58:46 PM PDT 24 4133974595 ps
T1094 /workspace/coverage/default/24.uart_noise_filter.3966664317 Apr 23 01:59:48 PM PDT 24 Apr 23 02:00:31 PM PDT 24 22931151472 ps
T1095 /workspace/coverage/default/42.uart_fifo_reset.790115156 Apr 23 02:02:14 PM PDT 24 Apr 23 02:03:33 PM PDT 24 162836513182 ps
T1096 /workspace/coverage/default/33.uart_rx_parity_err.1102971286 Apr 23 02:01:00 PM PDT 24 Apr 23 02:01:35 PM PDT 24 29759028194 ps
T1097 /workspace/coverage/default/33.uart_perf.2113657695 Apr 23 02:01:05 PM PDT 24 Apr 23 02:03:43 PM PDT 24 12778541234 ps
T242 /workspace/coverage/default/188.uart_fifo_reset.1126677702 Apr 23 02:05:22 PM PDT 24 Apr 23 02:07:44 PM PDT 24 300630892096 ps
T1098 /workspace/coverage/default/4.uart_fifo_reset.3566336067 Apr 23 01:58:28 PM PDT 24 Apr 23 01:59:00 PM PDT 24 15353454200 ps
T1099 /workspace/coverage/default/36.uart_stress_all_with_rand_reset.3845888885 Apr 23 02:01:28 PM PDT 24 Apr 23 02:10:51 PM PDT 24 193632449915 ps
T1100 /workspace/coverage/default/89.uart_stress_all_with_rand_reset.228339259 Apr 23 02:04:08 PM PDT 24 Apr 23 02:08:11 PM PDT 24 408894438612 ps
T1101 /workspace/coverage/default/34.uart_rx_start_bit_filter.3001627082 Apr 23 02:01:10 PM PDT 24 Apr 23 02:01:20 PM PDT 24 6477715673 ps
T1102 /workspace/coverage/default/16.uart_loopback.1498611342 Apr 23 01:59:07 PM PDT 24 Apr 23 01:59:15 PM PDT 24 3732067189 ps
T1103 /workspace/coverage/default/201.uart_fifo_reset.568246402 Apr 23 02:05:31 PM PDT 24 Apr 23 02:06:13 PM PDT 24 46333599282 ps
T1104 /workspace/coverage/default/21.uart_perf.1829201726 Apr 23 01:59:36 PM PDT 24 Apr 23 02:00:41 PM PDT 24 6829039420 ps
T1105 /workspace/coverage/default/29.uart_stress_all.4092009378 Apr 23 02:00:32 PM PDT 24 Apr 23 02:03:39 PM PDT 24 125768067457 ps
T1106 /workspace/coverage/default/39.uart_rx_start_bit_filter.325841092 Apr 23 02:01:52 PM PDT 24 Apr 23 02:02:54 PM PDT 24 35782426556 ps
T1107 /workspace/coverage/default/42.uart_rx_start_bit_filter.3551969105 Apr 23 02:02:16 PM PDT 24 Apr 23 02:02:23 PM PDT 24 3537000150 ps
T61 /workspace/coverage/default/32.uart_stress_all_with_rand_reset.1189293393 Apr 23 02:00:55 PM PDT 24 Apr 23 02:14:36 PM PDT 24 271516703300 ps
T1108 /workspace/coverage/default/22.uart_perf.1801980139 Apr 23 01:59:40 PM PDT 24 Apr 23 02:12:56 PM PDT 24 14108001342 ps
T1109 /workspace/coverage/default/13.uart_fifo_overflow.2896064457 Apr 23 01:58:40 PM PDT 24 Apr 23 02:02:06 PM PDT 24 122939814736 ps
T1110 /workspace/coverage/default/46.uart_long_xfer_wo_dly.1238396998 Apr 23 02:02:52 PM PDT 24 Apr 23 02:10:07 PM PDT 24 124179657645 ps
T1111 /workspace/coverage/default/286.uart_fifo_reset.3884353108 Apr 23 02:06:34 PM PDT 24 Apr 23 02:07:08 PM PDT 24 20912628616 ps
T1112 /workspace/coverage/default/8.uart_stress_all.4256478249 Apr 23 01:58:33 PM PDT 24 Apr 23 02:16:01 PM PDT 24 186684770527 ps
T1113 /workspace/coverage/default/44.uart_perf.757759379 Apr 23 02:02:37 PM PDT 24 Apr 23 02:12:17 PM PDT 24 19997761265 ps
T229 /workspace/coverage/default/15.uart_fifo_reset.3954124966 Apr 23 01:59:00 PM PDT 24 Apr 23 02:02:20 PM PDT 24 73507455419 ps
T1114 /workspace/coverage/default/283.uart_fifo_reset.438248764 Apr 23 02:06:34 PM PDT 24 Apr 23 02:10:25 PM PDT 24 147837748312 ps
T1115 /workspace/coverage/default/38.uart_rx_parity_err.4033025611 Apr 23 02:01:45 PM PDT 24 Apr 23 02:02:19 PM PDT 24 18967447318 ps
T1116 /workspace/coverage/default/37.uart_rx_start_bit_filter.2420590338 Apr 23 02:01:31 PM PDT 24 Apr 23 02:01:34 PM PDT 24 4010907056 ps
T1117 /workspace/coverage/default/19.uart_rx_parity_err.124276228 Apr 23 01:59:20 PM PDT 24 Apr 23 02:00:24 PM PDT 24 138307719285 ps
T1118 /workspace/coverage/default/36.uart_stress_all.4286392625 Apr 23 02:01:29 PM PDT 24 Apr 23 02:03:18 PM PDT 24 125960884900 ps
T1119 /workspace/coverage/default/145.uart_fifo_reset.2057464440 Apr 23 02:04:51 PM PDT 24 Apr 23 02:05:08 PM PDT 24 36912748495 ps
T1120 /workspace/coverage/default/14.uart_fifo_overflow.3883333865 Apr 23 01:58:47 PM PDT 24 Apr 23 01:59:29 PM PDT 24 65664136886 ps
T1121 /workspace/coverage/default/20.uart_noise_filter.265052317 Apr 23 01:59:26 PM PDT 24 Apr 23 02:00:27 PM PDT 24 157690769118 ps
T1122 /workspace/coverage/default/19.uart_fifo_reset.992905177 Apr 23 01:59:20 PM PDT 24 Apr 23 01:59:48 PM PDT 24 32059851093 ps
T1123 /workspace/coverage/default/13.uart_stress_all.1828483700 Apr 23 01:58:44 PM PDT 24 Apr 23 02:05:27 PM PDT 24 1143827249902 ps
T1124 /workspace/coverage/default/17.uart_intr.106436704 Apr 23 01:59:09 PM PDT 24 Apr 23 01:59:15 PM PDT 24 11977513286 ps
T1125 /workspace/coverage/default/32.uart_fifo_overflow.2881524864 Apr 23 02:00:46 PM PDT 24 Apr 23 02:02:22 PM PDT 24 62448224550 ps
T1126 /workspace/coverage/default/48.uart_smoke.1313228978 Apr 23 02:03:02 PM PDT 24 Apr 23 02:03:05 PM PDT 24 481407738 ps
T1127 /workspace/coverage/default/23.uart_fifo_full.2522017365 Apr 23 01:59:44 PM PDT 24 Apr 23 02:02:57 PM PDT 24 135833629740 ps
T62 /workspace/coverage/default/2.uart_stress_all_with_rand_reset.4068737813 Apr 23 01:58:17 PM PDT 24 Apr 23 02:20:01 PM PDT 24 500451598030 ps
T80 /workspace/coverage/default/91.uart_stress_all_with_rand_reset.2123240869 Apr 23 02:04:12 PM PDT 24 Apr 23 02:18:07 PM PDT 24 257215844020 ps
T1128 /workspace/coverage/default/3.uart_rx_parity_err.2312001513 Apr 23 01:58:18 PM PDT 24 Apr 23 01:59:05 PM PDT 24 66233004207 ps
T1129 /workspace/coverage/default/48.uart_long_xfer_wo_dly.2489681104 Apr 23 02:03:07 PM PDT 24 Apr 23 02:11:44 PM PDT 24 114710819255 ps
T1130 /workspace/coverage/default/31.uart_tx_ovrd.1522892430 Apr 23 02:00:41 PM PDT 24 Apr 23 02:00:44 PM PDT 24 1215034601 ps
T1131 /workspace/coverage/default/215.uart_fifo_reset.2156848618 Apr 23 02:05:42 PM PDT 24 Apr 23 02:06:44 PM PDT 24 69915070552 ps
T1132 /workspace/coverage/default/71.uart_fifo_reset.648636655 Apr 23 02:03:45 PM PDT 24 Apr 23 02:05:00 PM PDT 24 95579700372 ps
T1133 /workspace/coverage/default/28.uart_stress_all.2668006729 Apr 23 02:00:21 PM PDT 24 Apr 23 02:13:19 PM PDT 24 168984092773 ps
T1134 /workspace/coverage/default/9.uart_tx_ovrd.563793531 Apr 23 01:58:34 PM PDT 24 Apr 23 01:58:36 PM PDT 24 1187710740 ps
T1135 /workspace/coverage/default/69.uart_stress_all_with_rand_reset.2502238855 Apr 23 02:03:46 PM PDT 24 Apr 23 02:14:32 PM PDT 24 148323197058 ps
T1136 /workspace/coverage/default/29.uart_tx_ovrd.1644722034 Apr 23 02:00:30 PM PDT 24 Apr 23 02:00:32 PM PDT 24 1506428874 ps
T1137 /workspace/coverage/default/1.uart_alert_test.3123583973 Apr 23 01:58:13 PM PDT 24 Apr 23 01:58:14 PM PDT 24 42991850 ps
T1138 /workspace/coverage/default/40.uart_loopback.26567979 Apr 23 02:02:00 PM PDT 24 Apr 23 02:02:08 PM PDT 24 5644849401 ps
T1139 /workspace/coverage/default/8.uart_noise_filter.2393999673 Apr 23 01:58:31 PM PDT 24 Apr 23 01:59:23 PM PDT 24 28383731065 ps
T1140 /workspace/coverage/default/41.uart_perf.1388849051 Apr 23 02:02:16 PM PDT 24 Apr 23 02:03:56 PM PDT 24 9678528315 ps
T1141 /workspace/coverage/default/49.uart_rx_oversample.1457381392 Apr 23 02:03:11 PM PDT 24 Apr 23 02:03:26 PM PDT 24 6238203092 ps
T232 /workspace/coverage/default/114.uart_fifo_reset.1142384147 Apr 23 02:04:29 PM PDT 24 Apr 23 02:05:44 PM PDT 24 43447191865 ps
T1142 /workspace/coverage/default/229.uart_fifo_reset.1297087410 Apr 23 02:05:50 PM PDT 24 Apr 23 02:07:43 PM PDT 24 153359867147 ps
T1143 /workspace/coverage/default/27.uart_stress_all.473024061 Apr 23 02:00:11 PM PDT 24 Apr 23 02:04:16 PM PDT 24 358495125713 ps
T1144 /workspace/coverage/default/23.uart_rx_oversample.4226718023 Apr 23 01:59:45 PM PDT 24 Apr 23 02:00:28 PM PDT 24 5135844814 ps
T1145 /workspace/coverage/default/11.uart_alert_test.3114421229 Apr 23 01:58:40 PM PDT 24 Apr 23 01:58:41 PM PDT 24 49291751 ps
T1146 /workspace/coverage/default/42.uart_perf.3789093290 Apr 23 02:02:17 PM PDT 24 Apr 23 02:08:59 PM PDT 24 26716711848 ps
T1147 /workspace/coverage/default/29.uart_fifo_overflow.4193446038 Apr 23 02:00:45 PM PDT 24 Apr 23 02:01:12 PM PDT 24 221283605893 ps
T1148 /workspace/coverage/default/25.uart_rx_parity_err.31589301 Apr 23 01:59:57 PM PDT 24 Apr 23 02:00:15 PM PDT 24 21252540390 ps
T1149 /workspace/coverage/default/44.uart_fifo_overflow.4237898494 Apr 23 02:02:28 PM PDT 24 Apr 23 02:03:59 PM PDT 24 187201890510 ps
T255 /workspace/coverage/default/13.uart_fifo_reset.3418945620 Apr 23 01:58:48 PM PDT 24 Apr 23 01:59:34 PM PDT 24 99561528944 ps
T1150 /workspace/coverage/default/30.uart_stress_all.1126223097 Apr 23 02:00:43 PM PDT 24 Apr 23 02:08:01 PM PDT 24 1347097269723 ps
T1151 /workspace/coverage/default/38.uart_tx_ovrd.2777564079 Apr 23 02:01:44 PM PDT 24 Apr 23 02:01:48 PM PDT 24 1121321218 ps
T1152 /workspace/coverage/default/2.uart_noise_filter.2606844115 Apr 23 01:58:16 PM PDT 24 Apr 23 02:01:01 PM PDT 24 96966064653 ps
T1153 /workspace/coverage/default/32.uart_rx_start_bit_filter.2969560807 Apr 23 02:00:50 PM PDT 24 Apr 23 02:00:52 PM PDT 24 5785093319 ps
T1154 /workspace/coverage/default/5.uart_fifo_reset.4978128 Apr 23 01:58:29 PM PDT 24 Apr 23 02:05:14 PM PDT 24 211796101107 ps
T1155 /workspace/coverage/default/49.uart_fifo_overflow.2024560032 Apr 23 02:03:09 PM PDT 24 Apr 23 02:03:43 PM PDT 24 97609205420 ps
T1156 /workspace/coverage/default/250.uart_fifo_reset.1167901347 Apr 23 02:06:08 PM PDT 24 Apr 23 02:06:39 PM PDT 24 40103291436 ps
T1157 /workspace/coverage/default/245.uart_fifo_reset.2351107102 Apr 23 02:06:01 PM PDT 24 Apr 23 02:06:36 PM PDT 24 44117344048 ps
T1158 /workspace/coverage/default/46.uart_smoke.4278462364 Apr 23 02:02:48 PM PDT 24 Apr 23 02:02:51 PM PDT 24 412840464 ps
T1159 /workspace/coverage/default/31.uart_rx_oversample.2023453928 Apr 23 02:00:43 PM PDT 24 Apr 23 02:00:59 PM PDT 24 7384876790 ps
T1160 /workspace/coverage/default/172.uart_fifo_reset.3862648814 Apr 23 02:05:13 PM PDT 24 Apr 23 02:08:19 PM PDT 24 142933046026 ps
T1161 /workspace/coverage/default/12.uart_stress_all.820280357 Apr 23 01:58:44 PM PDT 24 Apr 23 02:06:02 PM PDT 24 126011905545 ps
T1162 /workspace/coverage/default/31.uart_intr.3881320248 Apr 23 02:00:44 PM PDT 24 Apr 23 02:01:40 PM PDT 24 28344809838 ps
T1163 /workspace/coverage/default/3.uart_long_xfer_wo_dly.425587813 Apr 23 01:58:21 PM PDT 24 Apr 23 02:00:27 PM PDT 24 173346355766 ps
T1164 /workspace/coverage/default/29.uart_rx_parity_err.3374218397 Apr 23 02:00:30 PM PDT 24 Apr 23 02:00:42 PM PDT 24 12187769632 ps
T1165 /workspace/coverage/default/190.uart_fifo_reset.157273143 Apr 23 02:05:21 PM PDT 24 Apr 23 02:07:56 PM PDT 24 75872601261 ps
T250 /workspace/coverage/default/153.uart_fifo_reset.2534461185 Apr 23 02:04:56 PM PDT 24 Apr 23 02:08:00 PM PDT 24 201640879233 ps
T1166 /workspace/coverage/default/44.uart_fifo_full.3312165386 Apr 23 02:02:26 PM PDT 24 Apr 23 02:02:40 PM PDT 24 116753631394 ps
T1167 /workspace/coverage/default/46.uart_intr.330416659 Apr 23 02:02:53 PM PDT 24 Apr 23 02:03:04 PM PDT 24 17061224597 ps
T1168 /workspace/coverage/default/281.uart_fifo_reset.4166078975 Apr 23 02:06:32 PM PDT 24 Apr 23 02:10:58 PM PDT 24 68521340738 ps
T1169 /workspace/coverage/default/84.uart_fifo_reset.1617612016 Apr 23 02:04:04 PM PDT 24 Apr 23 02:10:43 PM PDT 24 223449000199 ps
T1170 /workspace/coverage/default/10.uart_rx_start_bit_filter.220575294 Apr 23 01:58:37 PM PDT 24 Apr 23 01:58:40 PM PDT 24 4579471820 ps
T1171 /workspace/coverage/default/20.uart_tx_ovrd.4017979956 Apr 23 01:59:29 PM PDT 24 Apr 23 01:59:32 PM PDT 24 505169593 ps
T1172 /workspace/coverage/default/59.uart_fifo_reset.3889902645 Apr 23 02:03:29 PM PDT 24 Apr 23 02:03:50 PM PDT 24 40397429292 ps
T1173 /workspace/coverage/default/16.uart_smoke.164953285 Apr 23 01:59:02 PM PDT 24 Apr 23 01:59:03 PM PDT 24 257132247 ps
T1174 /workspace/coverage/default/76.uart_stress_all_with_rand_reset.2160617229 Apr 23 02:03:53 PM PDT 24 Apr 23 02:08:08 PM PDT 24 120052699290 ps
T1175 /workspace/coverage/default/24.uart_alert_test.3956173870 Apr 23 01:59:56 PM PDT 24 Apr 23 01:59:57 PM PDT 24 44591751 ps
T1176 /workspace/coverage/default/135.uart_fifo_reset.2098956354 Apr 23 02:04:47 PM PDT 24 Apr 23 02:05:26 PM PDT 24 16645130298 ps
T1177 /workspace/coverage/default/30.uart_tx_ovrd.1469864175 Apr 23 02:00:39 PM PDT 24 Apr 23 02:00:42 PM PDT 24 720525476 ps
T1178 /workspace/coverage/default/20.uart_alert_test.439221624 Apr 23 01:59:28 PM PDT 24 Apr 23 01:59:29 PM PDT 24 18366575 ps
T1179 /workspace/coverage/default/111.uart_fifo_reset.2397646625 Apr 23 02:04:22 PM PDT 24 Apr 23 02:04:37 PM PDT 24 15317974736 ps
T1180 /workspace/coverage/default/24.uart_stress_all.2611567954 Apr 23 01:59:55 PM PDT 24 Apr 23 02:00:13 PM PDT 24 9431912562 ps
T1181 /workspace/coverage/default/34.uart_rx_oversample.3258806689 Apr 23 02:01:08 PM PDT 24 Apr 23 02:01:40 PM PDT 24 3598057217 ps
T1182 /workspace/coverage/default/49.uart_fifo_full.4044901393 Apr 23 02:03:11 PM PDT 24 Apr 23 02:03:43 PM PDT 24 32653758358 ps
T1183 /workspace/coverage/default/44.uart_intr.3316260563 Apr 23 02:02:29 PM PDT 24 Apr 23 02:04:21 PM PDT 24 73291089444 ps
T1184 /workspace/coverage/default/44.uart_noise_filter.3510427469 Apr 23 02:02:32 PM PDT 24 Apr 23 02:03:28 PM PDT 24 150153888446 ps
T1185 /workspace/coverage/default/0.uart_stress_all.644306946 Apr 23 01:58:09 PM PDT 24 Apr 23 02:10:33 PM PDT 24 50979851902 ps
T1186 /workspace/coverage/default/25.uart_rx_oversample.2011866284 Apr 23 01:59:57 PM PDT 24 Apr 23 02:00:08 PM PDT 24 4990772544 ps
T1187 /workspace/coverage/cover_reg_top/1.uart_csr_hw_reset.1046819136 Apr 23 02:45:31 PM PDT 24 Apr 23 02:45:32 PM PDT 24 65503209 ps
T1188 /workspace/coverage/cover_reg_top/11.uart_tl_errors.3046186913 Apr 23 02:45:50 PM PDT 24 Apr 23 02:45:53 PM PDT 24 243354941 ps
T1189 /workspace/coverage/cover_reg_top/3.uart_tl_errors.2061378870 Apr 23 02:45:36 PM PDT 24 Apr 23 02:45:38 PM PDT 24 65224953 ps
T1190 /workspace/coverage/cover_reg_top/16.uart_csr_mem_rw_with_rand_reset.104156159 Apr 23 02:45:59 PM PDT 24 Apr 23 02:46:00 PM PDT 24 64194369 ps
T82 /workspace/coverage/cover_reg_top/11.uart_csr_rw.3390055221 Apr 23 02:45:49 PM PDT 24 Apr 23 02:45:50 PM PDT 24 13657349 ps
T1191 /workspace/coverage/cover_reg_top/13.uart_csr_mem_rw_with_rand_reset.2152730080 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:57 PM PDT 24 100490760 ps
T1192 /workspace/coverage/cover_reg_top/35.uart_intr_test.3263889745 Apr 23 02:46:06 PM PDT 24 Apr 23 02:46:07 PM PDT 24 18448779 ps
T1193 /workspace/coverage/cover_reg_top/5.uart_intr_test.2026371533 Apr 23 02:45:39 PM PDT 24 Apr 23 02:45:40 PM PDT 24 18317426 ps
T1194 /workspace/coverage/cover_reg_top/4.uart_csr_hw_reset.3401142747 Apr 23 02:45:37 PM PDT 24 Apr 23 02:45:38 PM PDT 24 45722844 ps
T1195 /workspace/coverage/cover_reg_top/14.uart_intr_test.2065182742 Apr 23 02:45:51 PM PDT 24 Apr 23 02:45:52 PM PDT 24 14647342 ps
T93 /workspace/coverage/cover_reg_top/3.uart_tl_intg_err.2135994708 Apr 23 02:45:37 PM PDT 24 Apr 23 02:45:38 PM PDT 24 175426963 ps
T1196 /workspace/coverage/cover_reg_top/40.uart_intr_test.2386343151 Apr 23 02:46:13 PM PDT 24 Apr 23 02:46:14 PM PDT 24 19964490 ps
T1197 /workspace/coverage/cover_reg_top/1.uart_csr_bit_bash.2488981054 Apr 23 02:45:31 PM PDT 24 Apr 23 02:45:33 PM PDT 24 137243199 ps
T1198 /workspace/coverage/cover_reg_top/12.uart_intr_test.1773297496 Apr 23 02:45:51 PM PDT 24 Apr 23 02:45:52 PM PDT 24 19510832 ps
T1199 /workspace/coverage/cover_reg_top/17.uart_tl_errors.4087782147 Apr 23 02:45:59 PM PDT 24 Apr 23 02:46:01 PM PDT 24 109472600 ps
T83 /workspace/coverage/cover_reg_top/14.uart_same_csr_outstanding.1980141097 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:57 PM PDT 24 21269763 ps
T1200 /workspace/coverage/cover_reg_top/1.uart_csr_aliasing.729147655 Apr 23 02:45:29 PM PDT 24 Apr 23 02:45:30 PM PDT 24 19157244 ps
T94 /workspace/coverage/cover_reg_top/5.uart_tl_intg_err.2581196438 Apr 23 02:45:38 PM PDT 24 Apr 23 02:45:39 PM PDT 24 132642467 ps
T1201 /workspace/coverage/cover_reg_top/7.uart_tl_errors.791910661 Apr 23 02:45:43 PM PDT 24 Apr 23 02:45:45 PM PDT 24 261684261 ps
T1202 /workspace/coverage/cover_reg_top/6.uart_csr_mem_rw_with_rand_reset.1228753120 Apr 23 02:45:42 PM PDT 24 Apr 23 02:45:43 PM PDT 24 33005545 ps
T1203 /workspace/coverage/cover_reg_top/18.uart_csr_mem_rw_with_rand_reset.4252220343 Apr 23 02:46:04 PM PDT 24 Apr 23 02:46:05 PM PDT 24 22875348 ps
T1204 /workspace/coverage/cover_reg_top/16.uart_tl_errors.292968168 Apr 23 02:45:57 PM PDT 24 Apr 23 02:45:58 PM PDT 24 46697971 ps
T1205 /workspace/coverage/cover_reg_top/31.uart_intr_test.2089414137 Apr 23 02:46:04 PM PDT 24 Apr 23 02:46:05 PM PDT 24 57449874 ps
T84 /workspace/coverage/cover_reg_top/4.uart_same_csr_outstanding.399508909 Apr 23 02:45:41 PM PDT 24 Apr 23 02:45:42 PM PDT 24 17627385 ps
T95 /workspace/coverage/cover_reg_top/14.uart_tl_intg_err.4088068054 Apr 23 02:45:51 PM PDT 24 Apr 23 02:45:53 PM PDT 24 204472695 ps
T124 /workspace/coverage/cover_reg_top/6.uart_tl_intg_err.2498390790 Apr 23 02:45:42 PM PDT 24 Apr 23 02:45:43 PM PDT 24 98833023 ps
T1206 /workspace/coverage/cover_reg_top/9.uart_tl_errors.1953108616 Apr 23 02:45:44 PM PDT 24 Apr 23 02:45:46 PM PDT 24 94511852 ps
T85 /workspace/coverage/cover_reg_top/16.uart_same_csr_outstanding.2557295803 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:57 PM PDT 24 24495572 ps
T1207 /workspace/coverage/cover_reg_top/4.uart_tl_errors.1315456494 Apr 23 02:45:38 PM PDT 24 Apr 23 02:45:40 PM PDT 24 81885277 ps
T1208 /workspace/coverage/cover_reg_top/11.uart_intr_test.3954191406 Apr 23 02:45:49 PM PDT 24 Apr 23 02:45:50 PM PDT 24 12647099 ps
T86 /workspace/coverage/cover_reg_top/3.uart_same_csr_outstanding.183766510 Apr 23 02:45:36 PM PDT 24 Apr 23 02:45:37 PM PDT 24 44552194 ps
T1209 /workspace/coverage/cover_reg_top/29.uart_intr_test.2063750737 Apr 23 02:46:06 PM PDT 24 Apr 23 02:46:07 PM PDT 24 171323522 ps
T1210 /workspace/coverage/cover_reg_top/0.uart_tl_errors.2067244161 Apr 23 02:45:31 PM PDT 24 Apr 23 02:45:33 PM PDT 24 129232168 ps
T1211 /workspace/coverage/cover_reg_top/3.uart_csr_mem_rw_with_rand_reset.3698981065 Apr 23 02:45:37 PM PDT 24 Apr 23 02:45:39 PM PDT 24 82694521 ps
T1212 /workspace/coverage/cover_reg_top/48.uart_intr_test.2689535552 Apr 23 02:46:08 PM PDT 24 Apr 23 02:46:10 PM PDT 24 17798680 ps
T1213 /workspace/coverage/cover_reg_top/19.uart_intr_test.3087823463 Apr 23 02:46:02 PM PDT 24 Apr 23 02:46:03 PM PDT 24 24396003 ps
T1214 /workspace/coverage/cover_reg_top/13.uart_csr_rw.1964020306 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:57 PM PDT 24 40485395 ps
T1215 /workspace/coverage/cover_reg_top/30.uart_intr_test.361355657 Apr 23 02:46:09 PM PDT 24 Apr 23 02:46:10 PM PDT 24 13940630 ps
T1216 /workspace/coverage/cover_reg_top/22.uart_intr_test.2889700812 Apr 23 02:46:06 PM PDT 24 Apr 23 02:46:07 PM PDT 24 81950762 ps
T87 /workspace/coverage/cover_reg_top/1.uart_same_csr_outstanding.3274171199 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:34 PM PDT 24 45664655 ps
T1217 /workspace/coverage/cover_reg_top/17.uart_csr_mem_rw_with_rand_reset.3681084752 Apr 23 02:45:58 PM PDT 24 Apr 23 02:45:59 PM PDT 24 112789749 ps
T88 /workspace/coverage/cover_reg_top/8.uart_same_csr_outstanding.1774497831 Apr 23 02:45:46 PM PDT 24 Apr 23 02:45:47 PM PDT 24 50681551 ps
T89 /workspace/coverage/cover_reg_top/2.uart_same_csr_outstanding.1897966220 Apr 23 02:45:34 PM PDT 24 Apr 23 02:45:35 PM PDT 24 22674595 ps
T97 /workspace/coverage/cover_reg_top/7.uart_tl_intg_err.1281646013 Apr 23 02:45:41 PM PDT 24 Apr 23 02:45:43 PM PDT 24 170680250 ps
T1218 /workspace/coverage/cover_reg_top/18.uart_intr_test.759489653 Apr 23 02:46:01 PM PDT 24 Apr 23 02:46:03 PM PDT 24 111656239 ps
T1219 /workspace/coverage/cover_reg_top/17.uart_intr_test.32283677 Apr 23 02:45:57 PM PDT 24 Apr 23 02:45:58 PM PDT 24 42286402 ps
T90 /workspace/coverage/cover_reg_top/13.uart_same_csr_outstanding.2352245997 Apr 23 02:45:53 PM PDT 24 Apr 23 02:45:54 PM PDT 24 29091267 ps
T1220 /workspace/coverage/cover_reg_top/2.uart_csr_rw.1543921391 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:34 PM PDT 24 15544403 ps
T1221 /workspace/coverage/cover_reg_top/24.uart_intr_test.1171909824 Apr 23 02:46:05 PM PDT 24 Apr 23 02:46:07 PM PDT 24 28811178 ps
T91 /workspace/coverage/cover_reg_top/17.uart_same_csr_outstanding.452096581 Apr 23 02:45:59 PM PDT 24 Apr 23 02:46:00 PM PDT 24 83069810 ps
T1222 /workspace/coverage/cover_reg_top/2.uart_tl_errors.2031715621 Apr 23 02:45:34 PM PDT 24 Apr 23 02:45:36 PM PDT 24 401909445 ps
T1223 /workspace/coverage/cover_reg_top/3.uart_csr_aliasing.3553948169 Apr 23 02:45:34 PM PDT 24 Apr 23 02:45:36 PM PDT 24 258597485 ps
T1224 /workspace/coverage/cover_reg_top/19.uart_same_csr_outstanding.414863936 Apr 23 02:46:02 PM PDT 24 Apr 23 02:46:03 PM PDT 24 29739848 ps
T1225 /workspace/coverage/cover_reg_top/32.uart_intr_test.4122734774 Apr 23 02:46:05 PM PDT 24 Apr 23 02:46:07 PM PDT 24 17268409 ps
T1226 /workspace/coverage/cover_reg_top/12.uart_csr_mem_rw_with_rand_reset.2970816202 Apr 23 02:45:50 PM PDT 24 Apr 23 02:45:51 PM PDT 24 22096851 ps
T103 /workspace/coverage/cover_reg_top/9.uart_tl_intg_err.1414205535 Apr 23 02:45:45 PM PDT 24 Apr 23 02:45:47 PM PDT 24 228907339 ps
T1227 /workspace/coverage/cover_reg_top/1.uart_intr_test.2241629681 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:34 PM PDT 24 38734825 ps
T1228 /workspace/coverage/cover_reg_top/7.uart_csr_mem_rw_with_rand_reset.3935784681 Apr 23 02:45:43 PM PDT 24 Apr 23 02:45:44 PM PDT 24 19220813 ps
T1229 /workspace/coverage/cover_reg_top/0.uart_csr_aliasing.1876439142 Apr 23 02:45:31 PM PDT 24 Apr 23 02:45:32 PM PDT 24 65241498 ps
T104 /workspace/coverage/cover_reg_top/2.uart_tl_intg_err.667116535 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:35 PM PDT 24 83299232 ps
T1230 /workspace/coverage/cover_reg_top/36.uart_intr_test.1490211230 Apr 23 02:46:08 PM PDT 24 Apr 23 02:46:10 PM PDT 24 14407960 ps
T1231 /workspace/coverage/cover_reg_top/3.uart_csr_rw.4070468787 Apr 23 02:45:38 PM PDT 24 Apr 23 02:45:39 PM PDT 24 36877123 ps
T1232 /workspace/coverage/cover_reg_top/8.uart_intr_test.2289611995 Apr 23 02:45:47 PM PDT 24 Apr 23 02:45:48 PM PDT 24 18647260 ps
T1233 /workspace/coverage/cover_reg_top/0.uart_csr_mem_rw_with_rand_reset.608467826 Apr 23 02:45:30 PM PDT 24 Apr 23 02:45:31 PM PDT 24 24377695 ps
T98 /workspace/coverage/cover_reg_top/15.uart_tl_intg_err.2429929644 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:58 PM PDT 24 195500101 ps
T1234 /workspace/coverage/cover_reg_top/11.uart_same_csr_outstanding.596291115 Apr 23 02:45:49 PM PDT 24 Apr 23 02:45:50 PM PDT 24 29565211 ps
T1235 /workspace/coverage/cover_reg_top/34.uart_intr_test.3890784364 Apr 23 02:46:06 PM PDT 24 Apr 23 02:46:07 PM PDT 24 55084158 ps
T1236 /workspace/coverage/cover_reg_top/18.uart_same_csr_outstanding.2412796385 Apr 23 02:46:01 PM PDT 24 Apr 23 02:46:03 PM PDT 24 24066562 ps
T1237 /workspace/coverage/cover_reg_top/46.uart_intr_test.2395566986 Apr 23 02:46:10 PM PDT 24 Apr 23 02:46:11 PM PDT 24 13508712 ps
T1238 /workspace/coverage/cover_reg_top/33.uart_intr_test.816580303 Apr 23 02:46:05 PM PDT 24 Apr 23 02:46:07 PM PDT 24 37579020 ps
T1239 /workspace/coverage/cover_reg_top/5.uart_tl_errors.4014786408 Apr 23 02:45:42 PM PDT 24 Apr 23 02:45:45 PM PDT 24 99684493 ps
T1240 /workspace/coverage/cover_reg_top/38.uart_intr_test.3959096863 Apr 23 02:46:09 PM PDT 24 Apr 23 02:46:10 PM PDT 24 35603374 ps
T1241 /workspace/coverage/cover_reg_top/17.uart_csr_rw.2898272019 Apr 23 02:45:56 PM PDT 24 Apr 23 02:45:58 PM PDT 24 41465240 ps
T63 /workspace/coverage/cover_reg_top/2.uart_csr_bit_bash.2895166820 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:35 PM PDT 24 35869211 ps
T99 /workspace/coverage/cover_reg_top/17.uart_tl_intg_err.541956905 Apr 23 02:45:58 PM PDT 24 Apr 23 02:46:00 PM PDT 24 175627648 ps
T1242 /workspace/coverage/cover_reg_top/13.uart_tl_errors.1939713396 Apr 23 02:45:52 PM PDT 24 Apr 23 02:45:54 PM PDT 24 39633406 ps
T1243 /workspace/coverage/cover_reg_top/7.uart_same_csr_outstanding.2151040164 Apr 23 02:45:41 PM PDT 24 Apr 23 02:45:42 PM PDT 24 66319893 ps
T1244 /workspace/coverage/cover_reg_top/26.uart_intr_test.3149534396 Apr 23 02:46:05 PM PDT 24 Apr 23 02:46:07 PM PDT 24 11476875 ps
T1245 /workspace/coverage/cover_reg_top/0.uart_csr_bit_bash.1046141745 Apr 23 02:45:33 PM PDT 24 Apr 23 02:45:36 PM PDT 24 177388990 ps
T1246 /workspace/coverage/cover_reg_top/0.uart_intr_test.927386576 Apr 23 02:45:29 PM PDT 24 Apr 23 02:45:30 PM PDT 24 132956356 ps
T1247 /workspace/coverage/cover_reg_top/10.uart_csr_mem_rw_with_rand_reset.3914016361 Apr 23 02:45:48 PM PDT 24 Apr 23 02:45:49 PM PDT 24 25721911 ps
T100 /workspace/coverage/cover_reg_top/1.uart_tl_intg_err.3895216071 Apr 23 02:45:28 PM PDT 24 Apr 23 02:45:30 PM PDT 24 107436852 ps
T1248 /workspace/coverage/cover_reg_top/1.uart_csr_rw.3925779161 Apr 23 02:45:30 PM PDT 24 Apr 23 02:45:31 PM PDT 24 26530564 ps
T1249 /workspace/coverage/cover_reg_top/15.uart_intr_test.2738115092 Apr 23 02:45:57 PM PDT 24 Apr 23 02:45:58 PM PDT 24 14486720 ps
T105 /workspace/coverage/cover_reg_top/16.uart_tl_intg_err.1347359236 Apr 23 02:45:57 PM PDT 24 Apr 23 02:45:58 PM PDT 24 90123844 ps
T1250 /workspace/coverage/cover_reg_top/3.uart_csr_hw_reset.1783457677 Apr 23 02:45:37 PM PDT 24 Apr 23 02:45:38 PM PDT 24 49902083 ps
T1251 /workspace/coverage/cover_reg_top/15.uart_csr_rw.1929773296 Apr 23 02:45:57 PM PDT 24 Apr 23 02:45:58 PM PDT 24 41565428 ps
T1252 /workspace/coverage/cover_reg_top/5.uart_csr_mem_rw_with_rand_reset.3797094583 Apr 23 02:45:38 PM PDT 24 Apr 23 02:45:40 PM PDT 24 30571832 ps
T1253 /workspace/coverage/cover_reg_top/39.uart_intr_test.2722725166 Apr 23 02:46:11 PM PDT 24 Apr 23 02:46:12 PM PDT 24 36043024 ps
T1254 /workspace/coverage/cover_reg_top/37.uart_intr_test.2139276312 Apr 23 02:46:06 PM PDT 24 Apr 23 02:46:07 PM PDT 24 13751006 ps
T1255 /workspace/coverage/cover_reg_top/6.uart_tl_errors.2220578629 Apr 23 02:45:37 PM PDT 24 Apr 23 02:45:39 PM PDT 24 20239660 ps
T1256 /workspace/coverage/cover_reg_top/6.uart_same_csr_outstanding.2988943690 Apr 23 02:45:41 PM PDT 24 Apr 23 02:45:43 PM PDT 24 52457229 ps
T1257 /workspace/coverage/cover_reg_top/9.uart_intr_test.1333215340 Apr 23 02:45:46 PM PDT 24 Apr 23 02:45:47 PM PDT 24 12074829 ps
T1258 /workspace/coverage/cover_reg_top/11.uart_csr_mem_rw_with_rand_reset.3901578239 Apr 23 02:45:49 PM PDT 24 Apr 23 02:45:50 PM PDT 24 43750659 ps
T123 /workspace/coverage/cover_reg_top/18.uart_tl_intg_err.2120611852 Apr 23 02:45:59 PM PDT 24 Apr 23 02:46:01 PM PDT 24 84196434 ps
T1259 /workspace/coverage/cover_reg_top/9.uart_same_csr_outstanding.2860640728 Apr 23 02:45:50 PM PDT 24 Apr 23 02:45:52 PM PDT 24 126208097 ps
T1260 /workspace/coverage/cover_reg_top/25.uart_intr_test.3455257408 Apr 23 02:46:07 PM PDT 24 Apr 23 02:46:08 PM PDT 24 12244151 ps
T64 /workspace/coverage/cover_reg_top/6.uart_csr_rw.651476960 Apr 23 02:45:39 PM PDT 24 Apr 23 02:45:40 PM PDT 24 18903552 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%