Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.usbdev_avfifo.gen_normal_fifo.u_fifo_cnt

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
83.33 100.00 58.33 75.00 100.00 usbdev_avfifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.usbdev_rxfifo.gen_normal_fifo.u_fifo_cnt

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
85.38 100.00 61.54 80.00 100.00 usbdev_rxfifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.gen_normal_fifo.u_fifo_cnt

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
90.77 100.00 73.08 90.00 100.00 u_reqfifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.gen_normal_fifo.u_fifo_cnt

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
89.81 100.00 69.23 90.00 100.00 u_sramreqfifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.gen_normal_fifo.u_fifo_cnt

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.94 88.89 75.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.03 100.00 76.47 91.67 100.00 u_rspfifo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Line Coverage for Module : prim_fifo_sync_cnt ( parameter Depth=8,Width=4,Secure=0 )
Line Coverage for Module self-instances :
SCORELINE
81.94 88.89
tb.dut.usbdev_avfifo.gen_normal_fifo.u_fifo_cnt

SCORELINE
81.94 88.89
tb.dut.usbdev_rxfifo.gen_normal_fifo.u_fifo_cnt

Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 0 1
82 1 1
83 1 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 0 1
94 1 1
95 1 1
MISSING_ELSE


Line Coverage for Module : prim_fifo_sync_cnt ( parameter Depth=1,Width=2,Secure=0 )
Line Coverage for Module self-instances :
SCORELINE
81.94 88.89
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.gen_normal_fifo.u_fifo_cnt

SCORELINE
81.94 88.89
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.gen_normal_fifo.u_fifo_cnt

SCORELINE
81.94 88.89
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.gen_normal_fifo.u_fifo_cnt

Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 1 1
82 1 1
83 0 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 1 1
94 1 1
95 0 1
MISSING_ELSE


Branch Coverage for Module : prim_fifo_sync_cnt
Line No.TotalCoveredPercent
Branches 8 8 100.00
IF 76 4 4 100.00
IF 88 4 4 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3

Line Coverage for Instance : tb.dut.usbdev_avfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 0 1
82 1 1
83 1 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 0 1
94 1 1
95 1 1
MISSING_ELSE


Branch Coverage for Instance : tb.dut.usbdev_avfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
Branches 8 6 75.00
IF 76 4 3 75.00
IF 88 4 3 75.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Not Covered
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Not Covered
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3

Line Coverage for Instance : tb.dut.usbdev_rxfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 0 1
82 1 1
83 1 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 0 1
94 1 1
95 1 1
MISSING_ELSE


Branch Coverage for Instance : tb.dut.usbdev_rxfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
Branches 8 6 75.00
IF 76 4 3 75.00
IF 88 4 3 75.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Not Covered
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Not Covered
0 0 0 1 Covered T1,T2,T3
0 0 0 0 Covered T1,T2,T3

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 1 1
82 1 1
83 0 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 1 1
94 1 1
95 0 1
MISSING_ELSE


Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
Branches 8 6 75.00
IF 76 4 3 75.00
IF 88 4 3 75.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 1 1
82 1 1
83 0 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 1 1
94 1 1
95 0 1
MISSING_ELSE


Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
Branches 8 6 75.00
IF 76 4 3 75.00
IF 88 4 3 75.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
TOTAL181688.89
CONT_ASSIGN2911100.00
CONT_ASSIGN3011100.00
CONT_ASSIGN3211100.00
CONT_ASSIGN3311100.00
ALWAYS767685.71
ALWAYS887685.71
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
29 1 1
30 1 1
32 1 1
33 1 1
76 1 1
77 1 1
78 1 1
79 unreachable
80 1 1
81 1 1
82 1 1
83 0 1
MISSING_ELSE
88 1 1
89 1 1
90 1 1
91 unreachable
92 1 1
93 1 1
94 1 1
95 0 1
MISSING_ELSE


Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo.gen_normal_fifo.u_fifo_cnt
Line No.TotalCoveredPercent
Branches 8 6 75.00
IF 76 4 3 75.00
IF 88 4 3 75.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 76 if ((!rst_ni)) -2-: 78 if (clr_i) -3-: 80 if (wptr_wrap) -4-: 82 if (incr_wptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 88 if ((!rst_ni)) -2-: 90 if (clr_i) -3-: 92 if (rptr_wrap) -4-: 94 if (incr_rptr_i)

Branches:
-1--2--3--4-StatusTests
1 - - - Covered T1,T2,T3
0 1 - - Unreachable
0 0 1 - Covered T1,T2,T3
0 0 0 1 Not Covered
0 0 0 0 Covered T1,T2,T3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%