Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
87.91 96.34 88.43 97.17 45.31 94.22 97.36 96.58


Total test records in report: 801
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html

T583 /workspace/coverage/default/34.usbdev_av_buffer.129325195 Mar 12 02:58:33 PM PDT 24 Mar 12 02:58:41 PM PDT 24 8374743391 ps
T83 /workspace/coverage/default/16.usbdev_nak_trans.303097929 Mar 12 02:57:35 PM PDT 24 Mar 12 02:57:44 PM PDT 24 8395771870 ps
T584 /workspace/coverage/default/22.usbdev_out_stall.1328041062 Mar 12 02:57:56 PM PDT 24 Mar 12 02:58:03 PM PDT 24 8374292324 ps
T585 /workspace/coverage/default/6.usbdev_max_length_out_transaction.4072684727 Mar 12 02:57:14 PM PDT 24 Mar 12 02:57:22 PM PDT 24 8404215481 ps
T185 /workspace/coverage/default/31.usbdev_min_length_out_transaction.400744751 Mar 12 02:58:22 PM PDT 24 Mar 12 02:58:32 PM PDT 24 8361869963 ps
T586 /workspace/coverage/default/42.usbdev_nak_trans.582804779 Mar 12 02:58:55 PM PDT 24 Mar 12 02:59:04 PM PDT 24 8448174343 ps
T587 /workspace/coverage/default/21.usbdev_nak_trans.2346261809 Mar 12 02:57:51 PM PDT 24 Mar 12 02:57:59 PM PDT 24 8417834521 ps
T588 /workspace/coverage/default/44.usbdev_out_trans_nak.3068327134 Mar 12 02:58:57 PM PDT 24 Mar 12 02:59:05 PM PDT 24 8382984761 ps
T589 /workspace/coverage/default/0.usbdev_phy_pins_sense.533321379 Mar 12 02:56:47 PM PDT 24 Mar 12 02:56:48 PM PDT 24 27962570 ps
T590 /workspace/coverage/default/35.usbdev_av_buffer.4162820163 Mar 12 02:58:34 PM PDT 24 Mar 12 02:58:44 PM PDT 24 8369243992 ps
T591 /workspace/coverage/default/16.usbdev_in_trans.1017911405 Mar 12 02:57:32 PM PDT 24 Mar 12 02:57:41 PM PDT 24 8412603433 ps
T592 /workspace/coverage/default/25.usbdev_phy_pins_sense.1360263274 Mar 12 02:58:12 PM PDT 24 Mar 12 02:58:13 PM PDT 24 27191839 ps
T593 /workspace/coverage/default/26.usbdev_av_buffer.3744179712 Mar 12 02:58:05 PM PDT 24 Mar 12 02:58:15 PM PDT 24 8368671369 ps
T594 /workspace/coverage/default/22.usbdev_phy_pins_sense.3747188932 Mar 12 02:57:59 PM PDT 24 Mar 12 02:58:00 PM PDT 24 29227217 ps
T595 /workspace/coverage/default/8.usbdev_out_trans_nak.2042567034 Mar 12 02:57:10 PM PDT 24 Mar 12 02:57:19 PM PDT 24 8403079799 ps
T596 /workspace/coverage/default/29.usbdev_max_length_out_transaction.2748920528 Mar 12 02:58:22 PM PDT 24 Mar 12 02:58:31 PM PDT 24 8404686010 ps
T597 /workspace/coverage/default/11.usbdev_out_trans_nak.4095384202 Mar 12 02:57:20 PM PDT 24 Mar 12 02:57:29 PM PDT 24 8400123397 ps
T598 /workspace/coverage/default/20.usbdev_out_stall.2265156456 Mar 12 02:57:49 PM PDT 24 Mar 12 02:57:57 PM PDT 24 8378526740 ps
T599 /workspace/coverage/default/10.usbdev_out_trans_nak.459040043 Mar 12 02:57:13 PM PDT 24 Mar 12 02:57:22 PM PDT 24 8400102804 ps
T600 /workspace/coverage/default/45.usbdev_av_buffer.274409752 Mar 12 02:59:02 PM PDT 24 Mar 12 02:59:13 PM PDT 24 8368832844 ps
T601 /workspace/coverage/default/24.usbdev_setup_trans_ignored.1121596410 Mar 12 02:58:08 PM PDT 24 Mar 12 02:58:15 PM PDT 24 8360915274 ps
T602 /workspace/coverage/default/15.usbdev_phy_pins_sense.3256721078 Mar 12 02:57:34 PM PDT 24 Mar 12 02:57:35 PM PDT 24 26620870 ps
T603 /workspace/coverage/default/32.usbdev_out_stall.3735455061 Mar 12 02:58:22 PM PDT 24 Mar 12 02:58:29 PM PDT 24 8386165099 ps
T604 /workspace/coverage/default/6.usbdev_fifo_rst.3995599997 Mar 12 02:57:08 PM PDT 24 Mar 12 02:57:10 PM PDT 24 144568568 ps
T605 /workspace/coverage/default/32.usbdev_fifo_rst.1742250105 Mar 12 02:58:29 PM PDT 24 Mar 12 02:58:30 PM PDT 24 47146004 ps
T606 /workspace/coverage/default/7.usbdev_pkt_sent.1073670204 Mar 12 02:57:11 PM PDT 24 Mar 12 02:57:20 PM PDT 24 8422099304 ps
T607 /workspace/coverage/default/3.usbdev_out_stall.1899687701 Mar 12 02:56:48 PM PDT 24 Mar 12 02:56:56 PM PDT 24 8398391718 ps
T608 /workspace/coverage/default/7.usbdev_max_length_out_transaction.205066734 Mar 12 02:57:12 PM PDT 24 Mar 12 02:57:20 PM PDT 24 8408393527 ps
T609 /workspace/coverage/default/15.usbdev_av_buffer.4184141506 Mar 12 02:57:31 PM PDT 24 Mar 12 02:57:39 PM PDT 24 8370734873 ps
T610 /workspace/coverage/default/24.usbdev_av_buffer.24608794 Mar 12 02:58:04 PM PDT 24 Mar 12 02:58:11 PM PDT 24 8368851574 ps
T173 /workspace/coverage/default/23.usbdev_fifo_rst.1385670701 Mar 12 02:57:58 PM PDT 24 Mar 12 02:58:00 PM PDT 24 104780358 ps
T611 /workspace/coverage/default/10.usbdev_fifo_rst.316531856 Mar 12 02:57:20 PM PDT 24 Mar 12 02:57:22 PM PDT 24 210277145 ps
T612 /workspace/coverage/default/3.usbdev_smoke.2943106595 Mar 12 02:56:48 PM PDT 24 Mar 12 02:56:57 PM PDT 24 8479897670 ps
T613 /workspace/coverage/default/9.usbdev_min_length_out_transaction.2522684245 Mar 12 02:57:21 PM PDT 24 Mar 12 02:57:29 PM PDT 24 8366841498 ps
T614 /workspace/coverage/default/45.usbdev_pkt_sent.1171059511 Mar 12 02:59:01 PM PDT 24 Mar 12 02:59:10 PM PDT 24 8433742108 ps
T615 /workspace/coverage/default/17.usbdev_fifo_rst.2100639752 Mar 12 02:57:39 PM PDT 24 Mar 12 02:57:41 PM PDT 24 57131321 ps
T616 /workspace/coverage/default/37.usbdev_fifo_rst.1559905814 Mar 12 02:58:35 PM PDT 24 Mar 12 02:58:37 PM PDT 24 46065679 ps
T617 /workspace/coverage/default/46.usbdev_min_length_out_transaction.3864552638 Mar 12 02:59:08 PM PDT 24 Mar 12 02:59:17 PM PDT 24 8361089866 ps
T618 /workspace/coverage/default/10.usbdev_av_buffer.2570448150 Mar 12 02:57:26 PM PDT 24 Mar 12 02:57:35 PM PDT 24 8375795265 ps
T619 /workspace/coverage/default/27.usbdev_fifo_rst.3325169244 Mar 12 02:58:05 PM PDT 24 Mar 12 02:58:06 PM PDT 24 41094018 ps
T620 /workspace/coverage/default/17.usbdev_setup_trans_ignored.2915290594 Mar 12 02:57:40 PM PDT 24 Mar 12 02:57:47 PM PDT 24 8357275569 ps
T621 /workspace/coverage/default/11.usbdev_max_length_out_transaction.3124194179 Mar 12 02:57:16 PM PDT 24 Mar 12 02:57:23 PM PDT 24 8406132379 ps
T622 /workspace/coverage/default/30.usbdev_random_length_out_trans.2355089347 Mar 12 02:58:23 PM PDT 24 Mar 12 02:58:31 PM PDT 24 8367997446 ps
T623 /workspace/coverage/default/22.usbdev_random_length_out_trans.3927864086 Mar 12 02:57:53 PM PDT 24 Mar 12 02:58:02 PM PDT 24 8377413043 ps
T624 /workspace/coverage/default/27.usbdev_out_trans_nak.4160126573 Mar 12 02:58:14 PM PDT 24 Mar 12 02:58:23 PM PDT 24 8405257747 ps
T625 /workspace/coverage/default/4.usbdev_min_length_out_transaction.2218962404 Mar 12 02:57:02 PM PDT 24 Mar 12 02:57:10 PM PDT 24 8367529009 ps
T626 /workspace/coverage/default/33.usbdev_out_trans_nak.2569022411 Mar 12 02:58:26 PM PDT 24 Mar 12 02:58:33 PM PDT 24 8391925193 ps
T627 /workspace/coverage/default/7.usbdev_nak_trans.4142311699 Mar 12 02:57:12 PM PDT 24 Mar 12 02:57:21 PM PDT 24 8431959807 ps
T628 /workspace/coverage/default/22.usbdev_out_trans_nak.2538870452 Mar 12 02:57:56 PM PDT 24 Mar 12 02:58:04 PM PDT 24 8399434528 ps
T629 /workspace/coverage/default/12.usbdev_random_length_out_trans.626995621 Mar 12 02:57:26 PM PDT 24 Mar 12 02:57:36 PM PDT 24 8397202000 ps
T630 /workspace/coverage/default/3.usbdev_setup_trans_ignored.2979060812 Mar 12 02:56:59 PM PDT 24 Mar 12 02:57:07 PM PDT 24 8357549223 ps
T631 /workspace/coverage/default/49.usbdev_nak_trans.1196103323 Mar 12 02:59:34 PM PDT 24 Mar 12 02:59:42 PM PDT 24 8404058514 ps
T632 /workspace/coverage/default/39.usbdev_fifo_rst.2475126033 Mar 12 02:58:50 PM PDT 24 Mar 12 02:58:52 PM PDT 24 142864675 ps
T633 /workspace/coverage/default/44.usbdev_random_length_out_trans.63561000 Mar 12 02:59:11 PM PDT 24 Mar 12 02:59:21 PM PDT 24 8376171430 ps
T634 /workspace/coverage/default/13.usbdev_pkt_sent.2842742631 Mar 12 02:57:34 PM PDT 24 Mar 12 02:57:42 PM PDT 24 8441770570 ps
T635 /workspace/coverage/default/21.usbdev_min_length_out_transaction.3664432938 Mar 12 02:57:49 PM PDT 24 Mar 12 02:57:57 PM PDT 24 8367876670 ps
T636 /workspace/coverage/default/15.usbdev_pkt_sent.3035280369 Mar 12 02:57:30 PM PDT 24 Mar 12 02:57:41 PM PDT 24 8377550147 ps
T637 /workspace/coverage/default/18.usbdev_pkt_sent.1321646883 Mar 12 02:57:38 PM PDT 24 Mar 12 02:57:45 PM PDT 24 8435615704 ps
T638 /workspace/coverage/default/36.usbdev_min_length_out_transaction.2636364478 Mar 12 02:58:34 PM PDT 24 Mar 12 02:58:41 PM PDT 24 8363267363 ps
T639 /workspace/coverage/default/47.usbdev_setup_trans_ignored.2619678027 Mar 12 02:59:04 PM PDT 24 Mar 12 02:59:12 PM PDT 24 8360399450 ps
T126 /workspace/coverage/default/18.usbdev_smoke.3810736813 Mar 12 02:57:39 PM PDT 24 Mar 12 02:57:48 PM PDT 24 8474076044 ps
T640 /workspace/coverage/default/40.usbdev_pkt_sent.396303727 Mar 12 02:58:53 PM PDT 24 Mar 12 02:59:01 PM PDT 24 8448900784 ps
T641 /workspace/coverage/default/1.usbdev_pkt_sent.3428023500 Mar 12 02:56:51 PM PDT 24 Mar 12 02:56:59 PM PDT 24 8396396699 ps
T642 /workspace/coverage/default/8.usbdev_av_buffer.4101416931 Mar 12 02:57:14 PM PDT 24 Mar 12 02:57:22 PM PDT 24 8368424198 ps
T643 /workspace/coverage/default/2.usbdev_random_length_out_trans.288807410 Mar 12 02:56:51 PM PDT 24 Mar 12 02:56:59 PM PDT 24 8377704205 ps
T644 /workspace/coverage/default/10.usbdev_min_length_out_transaction.1733029625 Mar 12 02:57:15 PM PDT 24 Mar 12 02:57:25 PM PDT 24 8361288039 ps
T645 /workspace/coverage/default/34.usbdev_out_stall.3215667141 Mar 12 02:58:47 PM PDT 24 Mar 12 02:58:54 PM PDT 24 8374073807 ps
T646 /workspace/coverage/default/26.usbdev_nak_trans.2291320443 Mar 12 02:58:09 PM PDT 24 Mar 12 02:58:18 PM PDT 24 8391328852 ps
T647 /workspace/coverage/default/48.usbdev_pkt_sent.1438884163 Mar 12 02:59:11 PM PDT 24 Mar 12 02:59:21 PM PDT 24 8398451180 ps
T88 /workspace/coverage/default/34.usbdev_nak_trans.692420926 Mar 12 02:58:28 PM PDT 24 Mar 12 02:58:36 PM PDT 24 8434869096 ps
T648 /workspace/coverage/default/7.usbdev_phy_pins_sense.2513251114 Mar 12 02:57:08 PM PDT 24 Mar 12 02:57:09 PM PDT 24 31346557 ps
T649 /workspace/coverage/default/2.usbdev_pkt_sent.3786962298 Mar 12 02:56:53 PM PDT 24 Mar 12 02:57:02 PM PDT 24 8452306897 ps
T650 /workspace/coverage/default/30.usbdev_in_trans.2770763370 Mar 12 02:58:25 PM PDT 24 Mar 12 02:58:33 PM PDT 24 8391682953 ps
T77 /workspace/coverage/default/33.usbdev_nak_trans.3055322391 Mar 12 02:58:23 PM PDT 24 Mar 12 02:58:32 PM PDT 24 8397664729 ps
T651 /workspace/coverage/default/5.usbdev_out_stall.2307880760 Mar 12 02:57:04 PM PDT 24 Mar 12 02:57:12 PM PDT 24 8387192007 ps
T652 /workspace/coverage/default/41.usbdev_min_length_out_transaction.501500471 Mar 12 02:58:49 PM PDT 24 Mar 12 02:58:58 PM PDT 24 8366452345 ps
T188 /workspace/coverage/default/4.usbdev_fifo_rst.232315535 Mar 12 02:57:02 PM PDT 24 Mar 12 02:57:05 PM PDT 24 77079367 ps
T653 /workspace/coverage/default/38.usbdev_in_trans.1997397053 Mar 12 02:58:46 PM PDT 24 Mar 12 02:58:56 PM PDT 24 8452146299 ps
T654 /workspace/coverage/default/48.usbdev_min_length_out_transaction.1043848279 Mar 12 02:59:15 PM PDT 24 Mar 12 02:59:25 PM PDT 24 8362068558 ps
T655 /workspace/coverage/default/26.usbdev_out_trans_nak.2332049435 Mar 12 02:58:04 PM PDT 24 Mar 12 02:58:11 PM PDT 24 8393691280 ps
T656 /workspace/coverage/default/13.usbdev_random_length_out_trans.3923373598 Mar 12 02:57:33 PM PDT 24 Mar 12 02:57:42 PM PDT 24 8371530543 ps
T657 /workspace/coverage/default/48.usbdev_phy_pins_sense.603982881 Mar 12 02:59:12 PM PDT 24 Mar 12 02:59:14 PM PDT 24 29453680 ps
T658 /workspace/coverage/default/20.usbdev_max_length_out_transaction.3715528588 Mar 12 02:57:54 PM PDT 24 Mar 12 02:58:02 PM PDT 24 8407942346 ps
T659 /workspace/coverage/default/2.usbdev_min_length_out_transaction.4135202309 Mar 12 02:56:45 PM PDT 24 Mar 12 02:56:52 PM PDT 24 8362136767 ps
T123 /workspace/coverage/default/20.usbdev_smoke.3637165317 Mar 12 02:57:49 PM PDT 24 Mar 12 02:57:56 PM PDT 24 8471194336 ps
T660 /workspace/coverage/default/14.usbdev_fifo_rst.4192688966 Mar 12 02:57:34 PM PDT 24 Mar 12 02:57:36 PM PDT 24 55565367 ps
T661 /workspace/coverage/default/24.usbdev_random_length_out_trans.1961345773 Mar 12 02:58:05 PM PDT 24 Mar 12 02:58:12 PM PDT 24 8386031890 ps
T662 /workspace/coverage/default/5.usbdev_smoke.833517545 Mar 12 02:56:59 PM PDT 24 Mar 12 02:57:07 PM PDT 24 8469922138 ps
T663 /workspace/coverage/default/6.usbdev_out_trans_nak.1025272887 Mar 12 02:57:12 PM PDT 24 Mar 12 02:57:20 PM PDT 24 8390603231 ps
T664 /workspace/coverage/default/33.usbdev_in_trans.360082748 Mar 12 02:58:28 PM PDT 24 Mar 12 02:58:36 PM PDT 24 8385544705 ps
T665 /workspace/coverage/default/7.usbdev_out_trans_nak.1490439939 Mar 12 02:57:15 PM PDT 24 Mar 12 02:57:22 PM PDT 24 8388652346 ps
T666 /workspace/coverage/default/23.usbdev_smoke.1215844107 Mar 12 02:57:57 PM PDT 24 Mar 12 02:58:07 PM PDT 24 8473528590 ps
T667 /workspace/coverage/default/37.usbdev_nak_trans.3321802037 Mar 12 02:58:37 PM PDT 24 Mar 12 02:58:46 PM PDT 24 8440546304 ps
T668 /workspace/coverage/default/31.usbdev_av_buffer.3153268506 Mar 12 02:58:30 PM PDT 24 Mar 12 02:58:39 PM PDT 24 8371130082 ps
T669 /workspace/coverage/default/29.usbdev_setup_trans_ignored.3818909096 Mar 12 02:58:23 PM PDT 24 Mar 12 02:58:31 PM PDT 24 8357668746 ps
T89 /workspace/coverage/default/46.usbdev_nak_trans.3214506194 Mar 12 02:59:08 PM PDT 24 Mar 12 02:59:16 PM PDT 24 8421746326 ps
T670 /workspace/coverage/default/10.usbdev_setup_trans_ignored.3698229016 Mar 12 02:57:16 PM PDT 24 Mar 12 02:57:24 PM PDT 24 8361166797 ps
T671 /workspace/coverage/default/13.usbdev_phy_pins_sense.2608189803 Mar 12 02:57:31 PM PDT 24 Mar 12 02:57:32 PM PDT 24 28722072 ps
T672 /workspace/coverage/default/11.usbdev_smoke.4160768187 Mar 12 02:57:14 PM PDT 24 Mar 12 02:57:22 PM PDT 24 8471588633 ps
T673 /workspace/coverage/default/40.usbdev_setup_trans_ignored.1548133169 Mar 12 02:58:50 PM PDT 24 Mar 12 02:58:58 PM PDT 24 8357808657 ps
T674 /workspace/coverage/default/25.usbdev_pkt_sent.422920888 Mar 12 02:58:05 PM PDT 24 Mar 12 02:58:14 PM PDT 24 8409591732 ps
T675 /workspace/coverage/default/15.usbdev_max_length_out_transaction.24503906 Mar 12 02:57:31 PM PDT 24 Mar 12 02:57:41 PM PDT 24 8406929451 ps
T676 /workspace/coverage/default/16.usbdev_max_length_out_transaction.196715988 Mar 12 02:57:34 PM PDT 24 Mar 12 02:57:42 PM PDT 24 8408186938 ps
T677 /workspace/coverage/default/33.usbdev_phy_pins_sense.1280063238 Mar 12 02:58:23 PM PDT 24 Mar 12 02:58:24 PM PDT 24 21396705 ps
T59 /workspace/coverage/default/3.usbdev_sec_cm.1216316174 Mar 12 02:57:02 PM PDT 24 Mar 12 02:57:04 PM PDT 24 157156722 ps
T678 /workspace/coverage/default/21.usbdev_av_buffer.1298673925 Mar 12 02:57:51 PM PDT 24 Mar 12 02:58:01 PM PDT 24 8369970556 ps
T679 /workspace/coverage/default/45.usbdev_phy_pins_sense.1312343020 Mar 12 02:59:01 PM PDT 24 Mar 12 02:59:02 PM PDT 24 27437275 ps
T680 /workspace/coverage/default/2.usbdev_out_stall.2226830756 Mar 12 02:56:51 PM PDT 24 Mar 12 02:57:00 PM PDT 24 8384251872 ps
T681 /workspace/coverage/default/19.usbdev_random_length_out_trans.1292685417 Mar 12 02:57:39 PM PDT 24 Mar 12 02:57:49 PM PDT 24 8401778579 ps
T682 /workspace/coverage/default/9.usbdev_max_length_out_transaction.114117137 Mar 12 02:57:21 PM PDT 24 Mar 12 02:57:30 PM PDT 24 8405170587 ps
T683 /workspace/coverage/default/4.usbdev_random_length_out_trans.601414976 Mar 12 02:56:59 PM PDT 24 Mar 12 02:57:07 PM PDT 24 8390720415 ps
T684 /workspace/coverage/default/12.usbdev_min_length_out_transaction.1241705242 Mar 12 02:57:30 PM PDT 24 Mar 12 02:57:38 PM PDT 24 8364176866 ps
T685 /workspace/coverage/default/17.usbdev_smoke.2820781110 Mar 12 02:57:40 PM PDT 24 Mar 12 02:57:50 PM PDT 24 8476490134 ps
T686 /workspace/coverage/default/9.usbdev_setup_trans_ignored.1057593867 Mar 12 02:57:22 PM PDT 24 Mar 12 02:57:31 PM PDT 24 8359452151 ps
T687 /workspace/coverage/default/7.usbdev_av_buffer.3693511765 Mar 12 02:57:09 PM PDT 24 Mar 12 02:57:18 PM PDT 24 8373138518 ps
T688 /workspace/coverage/default/47.usbdev_min_length_out_transaction.2675818893 Mar 12 02:59:07 PM PDT 24 Mar 12 02:59:15 PM PDT 24 8364245896 ps
T689 /workspace/coverage/default/25.usbdev_min_length_out_transaction.320215752 Mar 12 02:58:05 PM PDT 24 Mar 12 02:58:12 PM PDT 24 8362258364 ps
T690 /workspace/coverage/default/19.usbdev_fifo_rst.802971711 Mar 12 02:57:40 PM PDT 24 Mar 12 02:57:41 PM PDT 24 38142428 ps
T691 /workspace/coverage/default/8.usbdev_pkt_sent.398929759 Mar 12 02:57:11 PM PDT 24 Mar 12 02:57:20 PM PDT 24 8369795001 ps
T692 /workspace/coverage/default/20.usbdev_out_trans_nak.1855910884 Mar 12 02:57:50 PM PDT 24 Mar 12 02:57:58 PM PDT 24 8397719244 ps
T693 /workspace/coverage/default/42.usbdev_smoke.1358923749 Mar 12 02:58:58 PM PDT 24 Mar 12 02:59:06 PM PDT 24 8478471447 ps
T694 /workspace/coverage/default/3.usbdev_av_buffer.3100343376 Mar 12 02:56:46 PM PDT 24 Mar 12 02:56:56 PM PDT 24 8366504239 ps
T85 /workspace/coverage/default/48.usbdev_nak_trans.2277356833 Mar 12 02:59:19 PM PDT 24 Mar 12 02:59:28 PM PDT 24 8428220887 ps
T695 /workspace/coverage/default/19.usbdev_in_trans.3959997437 Mar 12 02:57:40 PM PDT 24 Mar 12 02:57:48 PM PDT 24 8423710031 ps
T696 /workspace/coverage/default/32.usbdev_setup_trans_ignored.1916693074 Mar 12 02:58:22 PM PDT 24 Mar 12 02:58:30 PM PDT 24 8361247281 ps
T697 /workspace/coverage/default/12.usbdev_setup_trans_ignored.3747722846 Mar 12 02:57:28 PM PDT 24 Mar 12 02:57:37 PM PDT 24 8361537359 ps
T698 /workspace/coverage/default/18.usbdev_setup_trans_ignored.128760453 Mar 12 02:57:42 PM PDT 24 Mar 12 02:57:49 PM PDT 24 8357469889 ps
T699 /workspace/coverage/default/33.usbdev_min_length_out_transaction.2891548799 Mar 12 02:58:34 PM PDT 24 Mar 12 02:58:48 PM PDT 24 8367883528 ps
T700 /workspace/coverage/default/40.usbdev_random_length_out_trans.653809389 Mar 12 02:58:48 PM PDT 24 Mar 12 02:58:57 PM PDT 24 8395710767 ps
T701 /workspace/coverage/default/12.usbdev_fifo_rst.3691174343 Mar 12 02:57:25 PM PDT 24 Mar 12 02:57:28 PM PDT 24 98851655 ps
T702 /workspace/coverage/default/35.usbdev_setup_trans_ignored.1181470044 Mar 12 02:58:30 PM PDT 24 Mar 12 02:58:38 PM PDT 24 8360227731 ps
T703 /workspace/coverage/default/2.usbdev_nak_trans.244377580 Mar 12 02:56:45 PM PDT 24 Mar 12 02:56:55 PM PDT 24 8396145245 ps
T704 /workspace/coverage/default/37.usbdev_random_length_out_trans.3671931804 Mar 12 02:58:50 PM PDT 24 Mar 12 02:59:00 PM PDT 24 8402865893 ps
T705 /workspace/coverage/default/37.usbdev_in_trans.1294114337 Mar 12 02:58:35 PM PDT 24 Mar 12 02:58:43 PM PDT 24 8457145527 ps
T706 /workspace/coverage/default/43.usbdev_nak_trans.2498283381 Mar 12 02:59:10 PM PDT 24 Mar 12 02:59:21 PM PDT 24 8394672407 ps
T707 /workspace/coverage/default/7.usbdev_out_stall.3754683747 Mar 12 02:57:14 PM PDT 24 Mar 12 02:57:24 PM PDT 24 8383142187 ps
T708 /workspace/coverage/default/5.usbdev_nak_trans.2352706668 Mar 12 02:57:02 PM PDT 24 Mar 12 02:57:10 PM PDT 24 8406771836 ps
T709 /workspace/coverage/default/17.usbdev_phy_pins_sense.2540330040 Mar 12 02:57:38 PM PDT 24 Mar 12 02:57:40 PM PDT 24 29610906 ps
T710 /workspace/coverage/default/21.usbdev_pkt_sent.3372199113 Mar 12 02:57:48 PM PDT 24 Mar 12 02:57:55 PM PDT 24 8421764337 ps
T711 /workspace/coverage/default/17.usbdev_out_stall.2988158775 Mar 12 02:57:40 PM PDT 24 Mar 12 02:57:48 PM PDT 24 8368441623 ps
T712 /workspace/coverage/default/8.usbdev_in_trans.3759007072 Mar 12 02:57:11 PM PDT 24 Mar 12 02:57:20 PM PDT 24 8407836129 ps
T713 /workspace/coverage/default/0.usbdev_min_length_out_transaction.558927039 Mar 12 02:56:46 PM PDT 24 Mar 12 02:56:54 PM PDT 24 8365524822 ps
T51 /workspace/coverage/cover_reg_top/18.usbdev_same_csr_outstanding.1689076143 Mar 12 01:02:19 PM PDT 24 Mar 12 01:02:20 PM PDT 24 97930023 ps
T49 /workspace/coverage/cover_reg_top/10.usbdev_csr_rw.1284109002 Mar 12 01:02:14 PM PDT 24 Mar 12 01:02:15 PM PDT 24 33909101 ps
T46 /workspace/coverage/cover_reg_top/0.usbdev_csr_hw_reset.2901896704 Mar 12 01:02:12 PM PDT 24 Mar 12 01:02:14 PM PDT 24 52655665 ps
T40 /workspace/coverage/cover_reg_top/5.usbdev_tl_errors.293392443 Mar 12 01:01:56 PM PDT 24 Mar 12 01:01:58 PM PDT 24 60798535 ps
T54 /workspace/coverage/cover_reg_top/33.usbdev_intr_test.2881889908 Mar 12 01:02:21 PM PDT 24 Mar 12 01:02:22 PM PDT 24 22667137 ps
T41 /workspace/coverage/cover_reg_top/12.usbdev_tl_errors.766305740 Mar 12 01:02:21 PM PDT 24 Mar 12 01:02:24 PM PDT 24 203105850 ps
T196 /workspace/coverage/cover_reg_top/2.usbdev_mem_walk.3015990865 Mar 12 01:01:48 PM PDT 24 Mar 12 01:01:51 PM PDT 24 353876583 ps
T53 /workspace/coverage/cover_reg_top/3.usbdev_csr_rw.2125041500 Mar 12 01:02:17 PM PDT 24 Mar 12 01:02:18 PM PDT 24 47432771 ps
T63 /workspace/coverage/cover_reg_top/14.usbdev_csr_rw.2336766943 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:51 PM PDT 24 25462512 ps
T42 /workspace/coverage/cover_reg_top/0.usbdev_tl_errors.2886125942 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:05 PM PDT 24 239971766 ps
T50 /workspace/coverage/cover_reg_top/1.usbdev_tl_intg_err.304813250 Mar 12 01:01:53 PM PDT 24 Mar 12 01:01:57 PM PDT 24 340882544 ps
T55 /workspace/coverage/cover_reg_top/25.usbdev_intr_test.4283711428 Mar 12 01:02:15 PM PDT 24 Mar 12 01:02:16 PM PDT 24 26564422 ps
T56 /workspace/coverage/cover_reg_top/49.usbdev_intr_test.3318898152 Mar 12 01:02:13 PM PDT 24 Mar 12 01:02:14 PM PDT 24 23324366 ps
T64 /workspace/coverage/cover_reg_top/16.usbdev_csr_rw.3446539990 Mar 12 01:02:09 PM PDT 24 Mar 12 01:02:11 PM PDT 24 64884652 ps
T65 /workspace/coverage/cover_reg_top/13.usbdev_csr_rw.3646733738 Mar 12 01:01:50 PM PDT 24 Mar 12 01:01:51 PM PDT 24 41281490 ps
T137 /workspace/coverage/cover_reg_top/8.usbdev_tl_errors.2563481233 Mar 12 01:01:50 PM PDT 24 Mar 12 01:01:52 PM PDT 24 45612101 ps
T138 /workspace/coverage/cover_reg_top/7.usbdev_tl_errors.2302725435 Mar 12 01:02:16 PM PDT 24 Mar 12 01:02:19 PM PDT 24 290922844 ps
T57 /workspace/coverage/cover_reg_top/21.usbdev_intr_test.3235398369 Mar 12 01:02:34 PM PDT 24 Mar 12 01:02:34 PM PDT 24 26858187 ps
T210 /workspace/coverage/cover_reg_top/17.usbdev_intr_test.3278506751 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:51 PM PDT 24 29360225 ps
T66 /workspace/coverage/cover_reg_top/0.usbdev_same_csr_outstanding.130281398 Mar 12 01:01:51 PM PDT 24 Mar 12 01:01:55 PM PDT 24 38865261 ps
T67 /workspace/coverage/cover_reg_top/2.usbdev_same_csr_outstanding.4273535582 Mar 12 01:02:14 PM PDT 24 Mar 12 01:02:15 PM PDT 24 39682236 ps
T145 /workspace/coverage/cover_reg_top/1.usbdev_csr_bit_bash.3282656151 Mar 12 01:02:04 PM PDT 24 Mar 12 01:02:09 PM PDT 24 192322077 ps
T139 /workspace/coverage/cover_reg_top/6.usbdev_tl_errors.2931509446 Mar 12 01:02:02 PM PDT 24 Mar 12 01:02:04 PM PDT 24 85816034 ps
T140 /workspace/coverage/cover_reg_top/10.usbdev_tl_errors.3509799326 Mar 12 01:01:50 PM PDT 24 Mar 12 01:01:53 PM PDT 24 238975551 ps
T209 /workspace/coverage/cover_reg_top/30.usbdev_intr_test.2111799644 Mar 12 01:02:19 PM PDT 24 Mar 12 01:02:20 PM PDT 24 24704418 ps
T141 /workspace/coverage/cover_reg_top/16.usbdev_tl_errors.4003429284 Mar 12 01:02:17 PM PDT 24 Mar 12 01:02:19 PM PDT 24 144998292 ps
T203 /workspace/coverage/cover_reg_top/9.usbdev_intr_test.2961933130 Mar 12 01:01:56 PM PDT 24 Mar 12 01:01:56 PM PDT 24 28501368 ps
T146 /workspace/coverage/cover_reg_top/4.usbdev_mem_partial_access.4205543224 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:05 PM PDT 24 182944031 ps
T207 /workspace/coverage/cover_reg_top/18.usbdev_intr_test.1559510733 Mar 12 01:02:00 PM PDT 24 Mar 12 01:02:01 PM PDT 24 26969613 ps
T47 /workspace/coverage/cover_reg_top/4.usbdev_csr_hw_reset.2523769252 Mar 12 01:02:04 PM PDT 24 Mar 12 01:02:06 PM PDT 24 35488672 ps
T147 /workspace/coverage/cover_reg_top/15.usbdev_same_csr_outstanding.3644600366 Mar 12 01:02:22 PM PDT 24 Mar 12 01:02:23 PM PDT 24 38681689 ps
T144 /workspace/coverage/cover_reg_top/16.usbdev_tl_intg_err.1305430492 Mar 12 01:02:02 PM PDT 24 Mar 12 01:02:08 PM PDT 24 261152088 ps
T212 /workspace/coverage/cover_reg_top/35.usbdev_intr_test.1450906359 Mar 12 01:02:20 PM PDT 24 Mar 12 01:02:21 PM PDT 24 26788338 ps
T148 /workspace/coverage/cover_reg_top/0.usbdev_csr_bit_bash.3580995668 Mar 12 01:01:52 PM PDT 24 Mar 12 01:02:00 PM PDT 24 363073117 ps
T714 /workspace/coverage/cover_reg_top/8.usbdev_same_csr_outstanding.1854345102 Mar 12 01:02:22 PM PDT 24 Mar 12 01:02:23 PM PDT 24 38018800 ps
T142 /workspace/coverage/cover_reg_top/17.usbdev_tl_errors.1850944484 Mar 12 01:01:56 PM PDT 24 Mar 12 01:01:59 PM PDT 24 297627796 ps
T143 /workspace/coverage/cover_reg_top/6.usbdev_csr_mem_rw_with_rand_reset.1893310827 Mar 12 01:01:53 PM PDT 24 Mar 12 01:01:56 PM PDT 24 68326212 ps
T715 /workspace/coverage/cover_reg_top/19.usbdev_tl_errors.3129346720 Mar 12 01:02:20 PM PDT 24 Mar 12 01:02:22 PM PDT 24 118444429 ps
T716 /workspace/coverage/cover_reg_top/9.usbdev_csr_mem_rw_with_rand_reset.4046955213 Mar 12 01:02:02 PM PDT 24 Mar 12 01:02:05 PM PDT 24 67321906 ps
T149 /workspace/coverage/cover_reg_top/7.usbdev_same_csr_outstanding.2582068744 Mar 12 01:02:16 PM PDT 24 Mar 12 01:02:17 PM PDT 24 109432345 ps
T213 /workspace/coverage/cover_reg_top/44.usbdev_intr_test.3325487268 Mar 12 01:02:17 PM PDT 24 Mar 12 01:02:18 PM PDT 24 18672392 ps
T717 /workspace/coverage/cover_reg_top/18.usbdev_tl_errors.3252525397 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:20 PM PDT 24 73675912 ps
T197 /workspace/coverage/cover_reg_top/18.usbdev_csr_mem_rw_with_rand_reset.424354570 Mar 12 01:02:31 PM PDT 24 Mar 12 01:02:33 PM PDT 24 87554108 ps
T211 /workspace/coverage/cover_reg_top/8.usbdev_intr_test.397999235 Mar 12 01:02:23 PM PDT 24 Mar 12 01:02:23 PM PDT 24 22345603 ps
T150 /workspace/coverage/cover_reg_top/3.usbdev_mem_partial_access.673288801 Mar 12 01:01:52 PM PDT 24 Mar 12 01:01:54 PM PDT 24 154288413 ps
T204 /workspace/coverage/cover_reg_top/36.usbdev_intr_test.504864728 Mar 12 01:02:23 PM PDT 24 Mar 12 01:02:24 PM PDT 24 24844181 ps
T205 /workspace/coverage/cover_reg_top/43.usbdev_intr_test.2678224866 Mar 12 01:02:23 PM PDT 24 Mar 12 01:02:24 PM PDT 24 26426442 ps
T161 /workspace/coverage/cover_reg_top/0.usbdev_tl_intg_err.1656528265 Mar 12 01:02:20 PM PDT 24 Mar 12 01:02:30 PM PDT 24 270470456 ps
T215 /workspace/coverage/cover_reg_top/24.usbdev_intr_test.2255145934 Mar 12 01:02:06 PM PDT 24 Mar 12 01:02:07 PM PDT 24 22736757 ps
T718 /workspace/coverage/cover_reg_top/1.usbdev_tl_errors.1769067592 Mar 12 01:01:51 PM PDT 24 Mar 12 01:01:53 PM PDT 24 48277663 ps
T719 /workspace/coverage/cover_reg_top/10.usbdev_csr_mem_rw_with_rand_reset.2435437543 Mar 12 01:02:12 PM PDT 24 Mar 12 01:02:14 PM PDT 24 49438315 ps
T151 /workspace/coverage/cover_reg_top/3.usbdev_csr_aliasing.1996620232 Mar 12 01:01:57 PM PDT 24 Mar 12 01:02:07 PM PDT 24 335352439 ps
T720 /workspace/coverage/cover_reg_top/14.usbdev_tl_errors.716185421 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:53 PM PDT 24 236970521 ps
T198 /workspace/coverage/cover_reg_top/8.usbdev_csr_rw.9084781 Mar 12 01:02:17 PM PDT 24 Mar 12 01:02:18 PM PDT 24 54771072 ps
T721 /workspace/coverage/cover_reg_top/2.usbdev_tl_errors.3508366191 Mar 12 01:01:58 PM PDT 24 Mar 12 01:02:01 PM PDT 24 190767455 ps
T722 /workspace/coverage/cover_reg_top/3.usbdev_intr_test.3044374141 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:03 PM PDT 24 28181371 ps
T723 /workspace/coverage/cover_reg_top/11.usbdev_tl_errors.378754192 Mar 12 01:02:29 PM PDT 24 Mar 12 01:02:31 PM PDT 24 148633467 ps
T724 /workspace/coverage/cover_reg_top/9.usbdev_tl_errors.2573200235 Mar 12 01:02:19 PM PDT 24 Mar 12 01:02:21 PM PDT 24 137968050 ps
T199 /workspace/coverage/cover_reg_top/9.usbdev_same_csr_outstanding.735000725 Mar 12 01:01:58 PM PDT 24 Mar 12 01:02:00 PM PDT 24 87727897 ps
T200 /workspace/coverage/cover_reg_top/0.usbdev_csr_rw.421820196 Mar 12 01:02:11 PM PDT 24 Mar 12 01:02:12 PM PDT 24 51322868 ps
T725 /workspace/coverage/cover_reg_top/15.usbdev_csr_mem_rw_with_rand_reset.2952185645 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:04 PM PDT 24 113489121 ps
T726 /workspace/coverage/cover_reg_top/4.usbdev_mem_walk.3519282807 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:54 PM PDT 24 149175245 ps
T727 /workspace/coverage/cover_reg_top/0.usbdev_intr_test.2088209922 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:18 PM PDT 24 29774671 ps
T201 /workspace/coverage/cover_reg_top/10.usbdev_tl_intg_err.1838959469 Mar 12 01:02:03 PM PDT 24 Mar 12 01:02:07 PM PDT 24 345227122 ps
T202 /workspace/coverage/cover_reg_top/1.usbdev_same_csr_outstanding.204243904 Mar 12 01:02:29 PM PDT 24 Mar 12 01:02:31 PM PDT 24 157573498 ps
T728 /workspace/coverage/cover_reg_top/11.usbdev_csr_rw.602370584 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:50 PM PDT 24 29765619 ps
T208 /workspace/coverage/cover_reg_top/34.usbdev_intr_test.3616172669 Mar 12 01:02:20 PM PDT 24 Mar 12 01:02:21 PM PDT 24 24965892 ps
T152 /workspace/coverage/cover_reg_top/5.usbdev_csr_rw.625223122 Mar 12 01:01:53 PM PDT 24 Mar 12 01:01:54 PM PDT 24 29411705 ps
T729 /workspace/coverage/cover_reg_top/27.usbdev_intr_test.3965868050 Mar 12 01:02:11 PM PDT 24 Mar 12 01:02:12 PM PDT 24 33815327 ps
T153 /workspace/coverage/cover_reg_top/7.usbdev_csr_rw.1363089192 Mar 12 01:02:05 PM PDT 24 Mar 12 01:02:07 PM PDT 24 81649817 ps
T206 /workspace/coverage/cover_reg_top/12.usbdev_csr_mem_rw_with_rand_reset.3339455995 Mar 12 01:02:02 PM PDT 24 Mar 12 01:02:05 PM PDT 24 81012883 ps
T214 /workspace/coverage/cover_reg_top/19.usbdev_intr_test.3638078092 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:19 PM PDT 24 28714077 ps
T216 /workspace/coverage/cover_reg_top/5.usbdev_tl_intg_err.4129348903 Mar 12 01:02:12 PM PDT 24 Mar 12 01:02:15 PM PDT 24 142410452 ps
T154 /workspace/coverage/cover_reg_top/0.usbdev_csr_aliasing.1702735087 Mar 12 01:01:55 PM PDT 24 Mar 12 01:01:59 PM PDT 24 334999512 ps
T730 /workspace/coverage/cover_reg_top/4.usbdev_tl_errors.16679812 Mar 12 01:01:51 PM PDT 24 Mar 12 01:01:58 PM PDT 24 114546513 ps
T155 /workspace/coverage/cover_reg_top/18.usbdev_csr_rw.548908377 Mar 12 01:01:56 PM PDT 24 Mar 12 01:01:57 PM PDT 24 45076608 ps
T731 /workspace/coverage/cover_reg_top/7.usbdev_intr_test.3746846145 Mar 12 01:01:54 PM PDT 24 Mar 12 01:01:54 PM PDT 24 29111721 ps
T732 /workspace/coverage/cover_reg_top/3.usbdev_tl_errors.1926214005 Mar 12 01:02:00 PM PDT 24 Mar 12 01:02:04 PM PDT 24 152721739 ps
T733 /workspace/coverage/cover_reg_top/12.usbdev_same_csr_outstanding.2684732385 Mar 12 01:02:19 PM PDT 24 Mar 12 01:02:20 PM PDT 24 74488836 ps
T734 /workspace/coverage/cover_reg_top/4.usbdev_intr_test.4202970855 Mar 12 01:02:10 PM PDT 24 Mar 12 01:02:11 PM PDT 24 20614627 ps
T735 /workspace/coverage/cover_reg_top/37.usbdev_intr_test.3618197289 Mar 12 01:02:22 PM PDT 24 Mar 12 01:02:23 PM PDT 24 22307221 ps
T159 /workspace/coverage/cover_reg_top/4.usbdev_csr_aliasing.3308408517 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:04 PM PDT 24 176259185 ps
T736 /workspace/coverage/cover_reg_top/13.usbdev_same_csr_outstanding.2551959826 Mar 12 01:01:49 PM PDT 24 Mar 12 01:01:51 PM PDT 24 62194544 ps
T737 /workspace/coverage/cover_reg_top/4.usbdev_csr_rw.2732439698 Mar 12 01:02:07 PM PDT 24 Mar 12 01:02:08 PM PDT 24 72630109 ps
T738 /workspace/coverage/cover_reg_top/42.usbdev_intr_test.3337114404 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:19 PM PDT 24 20655520 ps
T739 /workspace/coverage/cover_reg_top/1.usbdev_csr_aliasing.2204364976 Mar 12 01:01:51 PM PDT 24 Mar 12 01:01:54 PM PDT 24 126945837 ps
T740 /workspace/coverage/cover_reg_top/13.usbdev_tl_errors.2181014660 Mar 12 01:01:56 PM PDT 24 Mar 12 01:01:58 PM PDT 24 206245983 ps
T219 /workspace/coverage/cover_reg_top/11.usbdev_tl_intg_err.1425014043 Mar 12 01:01:48 PM PDT 24 Mar 12 01:01:53 PM PDT 24 239524962 ps
T741 /workspace/coverage/cover_reg_top/39.usbdev_intr_test.2010358833 Mar 12 01:02:27 PM PDT 24 Mar 12 01:02:28 PM PDT 24 22765959 ps
T742 /workspace/coverage/cover_reg_top/5.usbdev_intr_test.2211169201 Mar 12 01:02:00 PM PDT 24 Mar 12 01:02:01 PM PDT 24 23884896 ps
T743 /workspace/coverage/cover_reg_top/1.usbdev_mem_walk.1548604938 Mar 12 01:01:48 PM PDT 24 Mar 12 01:01:53 PM PDT 24 477949372 ps
T744 /workspace/coverage/cover_reg_top/1.usbdev_csr_mem_rw_with_rand_reset.2465185764 Mar 12 01:02:06 PM PDT 24 Mar 12 01:02:08 PM PDT 24 73514270 ps
T745 /workspace/coverage/cover_reg_top/14.usbdev_same_csr_outstanding.3688601065 Mar 12 01:01:47 PM PDT 24 Mar 12 01:01:48 PM PDT 24 62002816 ps
T156 /workspace/coverage/cover_reg_top/0.usbdev_mem_partial_access.341079843 Mar 12 01:01:48 PM PDT 24 Mar 12 01:01:50 PM PDT 24 40557758 ps
T746 /workspace/coverage/cover_reg_top/4.usbdev_same_csr_outstanding.1478128798 Mar 12 01:01:52 PM PDT 24 Mar 12 01:01:54 PM PDT 24 81198633 ps
T747 /workspace/coverage/cover_reg_top/17.usbdev_csr_mem_rw_with_rand_reset.115606496 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:20 PM PDT 24 67918716 ps
T748 /workspace/coverage/cover_reg_top/0.usbdev_mem_walk.3135831322 Mar 12 01:02:10 PM PDT 24 Mar 12 01:02:13 PM PDT 24 314666790 ps
T749 /workspace/coverage/cover_reg_top/15.usbdev_tl_errors.1598625238 Mar 12 01:02:04 PM PDT 24 Mar 12 01:02:06 PM PDT 24 59699774 ps
T750 /workspace/coverage/cover_reg_top/6.usbdev_same_csr_outstanding.3906969502 Mar 12 01:02:05 PM PDT 24 Mar 12 01:02:07 PM PDT 24 47964557 ps
T751 /workspace/coverage/cover_reg_top/41.usbdev_intr_test.4145489046 Mar 12 01:02:25 PM PDT 24 Mar 12 01:02:26 PM PDT 24 28776948 ps
T218 /workspace/coverage/cover_reg_top/4.usbdev_tl_intg_err.1780036153 Mar 12 01:02:01 PM PDT 24 Mar 12 01:02:05 PM PDT 24 286366769 ps
T752 /workspace/coverage/cover_reg_top/10.usbdev_same_csr_outstanding.3743114292 Mar 12 01:01:51 PM PDT 24 Mar 12 01:01:53 PM PDT 24 60535977 ps
T753 /workspace/coverage/cover_reg_top/16.usbdev_same_csr_outstanding.2430305299 Mar 12 01:02:14 PM PDT 24 Mar 12 01:02:16 PM PDT 24 133594299 ps
T754 /workspace/coverage/cover_reg_top/29.usbdev_intr_test.547335909 Mar 12 01:02:20 PM PDT 24 Mar 12 01:02:21 PM PDT 24 23471086 ps
T217 /workspace/coverage/cover_reg_top/6.usbdev_tl_intg_err.3886751932 Mar 12 01:02:07 PM PDT 24 Mar 12 01:02:10 PM PDT 24 302237819 ps
T755 /workspace/coverage/cover_reg_top/9.usbdev_csr_rw.4047761097 Mar 12 01:01:57 PM PDT 24 Mar 12 01:01:58 PM PDT 24 37526015 ps
T756 /workspace/coverage/cover_reg_top/20.usbdev_intr_test.518711089 Mar 12 01:02:18 PM PDT 24 Mar 12 01:02:19 PM PDT 24 22869027 ps
T757 /workspace/coverage/cover_reg_top/15.usbdev_csr_rw.4063644638 Mar 12 01:02:11 PM PDT 24 Mar 12 01:02:13 PM PDT 24 25727996 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%