Unified Coverage Report :: Module Instance :: tb.dut.usbdev_avsetupfifo

Module Instance : tb.dut.usbdev_avsetupfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.86	100.00	71.43			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.06	100.00	88.24			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_avoutfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.86	100.00	71.43			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.06	100.00	88.24			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_rxfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.53	100.00	86.11			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
88.33	95.00	75.00			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.62	100.00	62.50			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
87.64	95.00	72.22			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.75	100.00	75.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.32	95.00	77.27			85.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Line Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Covered	Percent
Conditions	14	10	71.43
Logical	14	10	71.43
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T3,T4,T5

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T68
1	1	0	Not Covered
1	1	1	Covered	T3,T4,T5

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T3,T4,T5
1	1	0	Not Covered
1	1	1	Covered	T3,T31,T6

---

Branch Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T3,T4,T5
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	172280922	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	172280922	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	172280922	0	0
T3	7899	585	0	0
T4	251006	244701	0	0
T5	406693	400823	0	0
T6	483098	477346	0	0
T7	204204	0	0	0
T19	0	315016	0	0
T29	8450	0	0	0
T30	8001	0	0	0
T31	838305	726145	0	0
T32	6991	570	0	0
T33	9039	0	0	0
T82	0	667224	0	0
T83	0	401617	0	0
T84	0	427528	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	172280922	0	0
T3	7899	585	0	0
T4	251006	244701	0	0
T5	406693	400823	0	0
T6	483098	477346	0	0
T7	204204	0	0	0
T19	0	315016	0	0
T29	8450	0	0	0
T30	8001	0	0	0
T31	838305	726145	0	0
T32	6991	570	0	0
T33	9039	0	0	0
T82	0	667224	0	0
T83	0	401617	0	0
T84	0	427528	0	0

Line Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Covered	Percent
Conditions	14	10	71.43
Logical	14	10	71.43
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T4

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T69,T70,T85
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T4

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T1,T2,T4
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T30

---

Branch Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	198572834	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	198572834	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	198572834	0	0
T1	7150	1100	0	0
T2	6779	925	0	0
T3	7899	0	0	0
T4	251006	244685	0	0
T5	406693	400807	0	0
T6	483098	477280	0	0
T7	0	1310	0	0
T29	8450	2483	0	0
T30	8001	661	0	0
T31	838305	757223	0	0
T32	6991	0	0	0
T33	0	2232	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	198572834	0	0
T1	7150	1100	0	0
T2	6779	925	0	0
T3	7899	0	0	0
T4	251006	244685	0	0
T5	406693	400807	0	0
T6	483098	477280	0	0
T7	0	1310	0	0
T29	8450	2483	0	0
T30	8001	661	0	0
T31	838305	757223	0	0
T32	6991	0	0	0
T33	0	2232	0	0

Line Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T55,T56,T57
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T3,T4,T5

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T3,T4,T5

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T3,T4,T5
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T31

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T3,T4,T5
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T4,T5

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T3,T4,T5
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	22548374	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	22548374	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	22548374	0	0
T3	7899	1067	0	0
T4	251006	614	0	0
T5	406693	1089	0	0
T6	483098	2145	0	0
T7	204204	110	0	0
T17	0	1137	0	0
T18	0	102	0	0
T29	8450	0	0	0
T30	8001	1660	0	0
T31	838305	426088	0	0
T32	6991	91	0	0
T33	9039	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	22548374	0	0
T3	7899	1067	0	0
T4	251006	614	0	0
T5	406693	1089	0	0
T6	483098	2145	0	0
T7	204204	110	0	0
T17	0	1137	0	0
T18	0	102	0	0
T29	8450	0	0	0
T30	8001	1660	0	0
T31	838305	426088	0	0
T32	6991	91	0	0
T33	9039	0	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	36911737	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	36911737	0	0
T1	7150	10	0	0
T2	6779	11	0	0
T3	7899	13	0	0
T4	251006	121873	0	0
T5	406693	199978	0	0
T6	483098	41949	0	0
T29	8450	10	0	0
T30	8001	16	0	0
T31	838305	4803	0	0
T32	6991	14	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	48466794	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	48466794	0	0
T1	7150	10	0	0
T2	6779	11	0	0
T3	7899	13	0	0
T4	251006	121873	0	0
T5	406693	199978	0	0
T6	483098	41945	0	0
T29	8450	10	0	0
T30	8001	16	0	0
T31	838305	4803	0	0
T32	6991	14	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	408326	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	408326	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	13	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	948	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	7821	0	0
T50	0	34	0	0
T80	0	13	0	0
T81	0	92	0	0
T82	0	680	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	785703	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	785703	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	56	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	948	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	34854	0	0
T50	0	34	0	0
T80	0	33	0	0
T81	0	369	0	0
T82	0	680	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	36443675	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	36443675	0	0
T1	7150	10	0	0
T2	6779	11	0	0
T3	7899	13	0	0
T4	251006	121873	0	0
T5	406693	199978	0	0
T6	483098	41949	0	0
T29	8450	10	0	0
T30	8001	16	0	0
T31	838305	3855	0	0
T32	6991	12	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	395092090	47681091	0	0
DepthKnown_A	395092090	394851495	0	0
RvalidKnown_A	395092090	394851495	0	0
WreadyKnown_A	395092090	394851495	0	0
gen_passthru_fifo.paramCheckPass	2609	2609	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	47681091	0	0
T1	7150	10	0	0
T2	6779	11	0	0
T3	7899	13	0	0
T4	251006	121873	0	0
T5	406693	199978	0	0
T6	483098	41945	0	0
T29	8450	10	0	0
T30	8001	16	0	0
T31	838305	3855	0	0
T32	6991	12	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	395092090	394851495	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2609	2609	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0
T31	1	1	0	0
T32	1	1	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T31,T32,T17
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T31,T32,T17

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T31,T17,T18
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T31,T32,T17
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T31,T32,T17

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T31,T32,T17
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	726354	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	726354	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	726354	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	56	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	948	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	34854	0	0
T50	0	34	0	0
T80	0	33	0	0
T81	0	369	0	0
T82	0	680	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	726354	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	56	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	948	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	34854	0	0
T50	0	34	0	0
T80	0	33	0	0
T81	0	369	0	0
T82	0	680	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Covered	Percent
Conditions	16	10	62.50
Logical	16	10	62.50
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T31,T32,T17
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T31,T32,T17

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (5'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T31,T32,T17
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T31,T32,T17

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T31,T32,T17
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	216961	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	216961	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	216961	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	13	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	344	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	4772	0	0
T50	0	18	0	0
T80	0	13	0	0
T81	0	92	0	0
T82	0	180	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	216961	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	13	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	344	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	4772	0	0
T50	0	18	0	0
T80	0	13	0	0
T81	0	92	0	0
T82	0	180	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	130	1	1	100.00
CONT_ASSIGN	131	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
130	1	1
131	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Covered	Percent
Conditions	24	18	75.00
Logical	24	18	75.00
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T18,T80,T81
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T31,T32,T17

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T31,T17,T18
1	1	0	Not Covered
1	1	1	Covered	T31,T32,T17

 LINE       130
 EXPRESSION ((gen_normal_fifo.fifo_empty && wvalid_i) ? wdata_i : gen_normal_fifo.storage_rdata)
             --------------------1-------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T31,T32,T17

 LINE       130
 SUB-EXPRESSION (gen_normal_fifo.fifo_empty && wvalid_i)
                 -------------1------------    ----2---

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T2,T3
1	1	Covered	T31,T32,T17

 LINE       131
 EXPRESSION (gen_normal_fifo.fifo_empty & ((~wvalid_i)))
             -------------1------------   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T18,T80,T81
1	0	Covered	T31,T32,T17
1	1	Covered	T1,T2,T3

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (40'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T31,T32,T17
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
Branches		9	9	100.00
TERNARY	130	2	2	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	130	((gen_normal_fifo.fifo_empty && wvalid_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T31,T32,T17
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T31,T32,T17

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T31,T32,T17
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	393232309	421772	0	0
DepthKnown_A	393232309	393045342	0	0
RvalidKnown_A	393232309	393045342	0	0
WreadyKnown_A	393232309	393045342	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	393232309	421772	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	421772	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	56	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	344	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	21076	0	0
T50	0	18	0	0
T80	0	33	0	0
T81	0	369	0	0
T82	0	180	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	393045342	0	0
T1	7150	7088	0	0
T2	6779	6692	0	0
T3	7899	7824	0	0
T4	251006	250944	0	0
T5	406693	406637	0	0
T6	483098	483031	0	0
T29	8450	8389	0	0
T30	8001	7946	0	0
T31	838305	838233	0	0
T32	6991	6904	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	393232309	421772	0	0
T6	483098	0	0	0
T7	204204	0	0	0
T17	43117	104	0	0
T18	8619	56	0	0
T19	321664	0	0	0
T20	9755	0	0	0
T21	9808	9	0	0
T31	838305	344	0	0
T32	6991	2	0	0
T33	9039	0	0	0
T43	0	21076	0	0
T50	0	18	0	0
T80	0	33	0	0
T81	0	369	0	0
T82	0	180	0	0