dashboard | hierarchy | modlist | groups | tests | asserts

Module Instance : tb.dut.usbdev_avsetupfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.86 100.00 71.43 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.06 100.00 88.24 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.03 97.53 88.06 94.55 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00 100.00


Module Instance : tb.dut.usbdev_avoutfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.86 100.00 71.43 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.06 100.00 88.24 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.03 97.53 88.06 94.55 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00 100.00


Module Instance : tb.dut.usbdev_rxfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.19 100.00 68.75 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
96.53 100.00 86.11 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.03 97.53 88.06 94.55 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00 100.00


Module Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 fifo_h


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 fifo_h


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_dfifo[0].fifo_d


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_dfifo[0].fifo_d


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_dfifo[1].fifo_d


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_dfifo[1].fifo_d


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.19 100.00 68.75 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
88.33 95.00 75.00 83.33 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.43 98.59 78.81 92.31 100.00 gen_no_stubbed_memory.u_tlul2sram


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 81.58 92.00 80.00 72.73


Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
90.62 100.00 62.50 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
87.64 95.00 72.22 83.33 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.43 98.59 78.81 92.31 100.00 gen_no_stubbed_memory.u_tlul2sram


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 81.58 92.00 80.00 72.73


Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
93.75 100.00 75.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.32 95.00 77.27 85.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.43 98.59 78.81 92.31 100.00 gen_no_stubbed_memory.u_tlul2sram


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_normal_fifo.u_fifo_cnt 81.58 92.00 80.00 72.73

Go back
Module Instances:
tb.dut.usbdev_avsetupfifo
tb.dut.usbdev_avoutfifo
tb.dut.usbdev_rxfifo
tb.dut.u_reg.u_socket.fifo_h.reqfifo
tb.dut.u_reg.u_socket.fifo_h.rspfifo
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo
tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo
Line Coverage for Instance : tb.dut.usbdev_avsetupfifo
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN14011100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
120 1 1
123 1 1
124 1 1
MISSING_ELSE
133 1 1
134 1 1
140 1 1


Cond Coverage for Instance : tb.dut.usbdev_avsetupfifo
TotalCoveredPercent
Conditions141071.43
Logical141071.43
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT4,T5,T6
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT4,T5,T6

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT66,T84,T85
110Not Covered
111CoveredT4,T5,T6

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101CoveredT4,T5,T6
110Not Covered
111CoveredT4,T5,T6

Branch Coverage for Instance : tb.dut.usbdev_avsetupfifo
Line No.TotalCoveredPercent
Branches 5 5 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 123 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T4,T5,T6
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.usbdev_avsetupfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 140960092 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 140960092 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 140960092 0 0
T4 703942 697509 0 0
T5 181704 173906 0 0
T6 290321 283586 0 0
T19 0 353733 0 0
T23 0 569 0 0
T30 399163 0 0 0
T31 7869 0 0 0
T32 314298 308253 0 0
T33 10126 0 0 0
T34 112231 0 0 0
T35 2811 0 0 0
T42 0 247012 0 0
T47 8482 0 0 0
T49 0 563 0 0
T50 0 581 0 0
T83 0 198878 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 140960092 0 0
T4 703942 697509 0 0
T5 181704 173906 0 0
T6 290321 283586 0 0
T19 0 353733 0 0
T23 0 569 0 0
T30 399163 0 0 0
T31 7869 0 0 0
T32 314298 308253 0 0
T33 10126 0 0 0
T34 112231 0 0 0
T35 2811 0 0 0
T42 0 247012 0 0
T47 8482 0 0 0
T49 0 563 0 0
T50 0 581 0 0
T83 0 198878 0 0

Line Coverage for Instance : tb.dut.usbdev_avoutfifo
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN14011100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
120 1 1
123 1 1
124 1 1
MISSING_ELSE
133 1 1
134 1 1
140 1 1


Cond Coverage for Instance : tb.dut.usbdev_avoutfifo
TotalCoveredPercent
Conditions141071.43
Logical141071.43
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT4,T5,T6
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101CoveredT67,T68
110Not Covered
111CoveredT1,T2,T3

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110Not Covered
111CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.usbdev_avoutfifo
Line No.TotalCoveredPercent
Branches 5 5 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 123 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.usbdev_avoutfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 287211432 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 287211432 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 287211432 0 0
T1 54005 44274 0 0
T2 50001 19381 0 0
T3 8286 427 0 0
T4 703942 697437 0 0
T5 181704 173833 0 0
T6 290321 283544 0 0
T29 7064 0 0 0
T30 399163 380808 0 0
T31 7869 0 0 0
T32 0 308197 0 0
T33 0 627 0 0
T34 0 2003 0 0
T35 2811 0 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 287211432 0 0
T1 54005 44274 0 0
T2 50001 19381 0 0
T3 8286 427 0 0
T4 703942 697437 0 0
T5 181704 173833 0 0
T6 290321 283544 0 0
T29 7064 0 0 0
T30 399163 380808 0 0
T31 7869 0 0 0
T32 0 308197 0 0
T33 0 627 0 0
T34 0 2003 0 0
T35 2811 0 0 0

Line Coverage for Instance : tb.dut.usbdev_rxfifo
Line No.TotalCoveredPercent
TOTAL1414100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN12011100.00
ALWAYS12322100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN13811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
120 1 1
123 1 1
124 1 1
MISSING_ELSE
133 1 1
134 1 1
138 1 1


Cond Coverage for Instance : tb.dut.usbdev_rxfifo
TotalCoveredPercent
Conditions161168.75
Logical161168.75
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT53,T54,T55
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Not Covered
110Not Covered
111CoveredT1,T2,T3

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110Not Covered
111CoveredT1,T2,T4

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.usbdev_rxfifo
Line No.TotalCoveredPercent
Branches 7 7 100.00
TERNARY 138 2 2 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 138 (gen_normal_fifo.empty) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 123 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.usbdev_rxfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 23631132 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 23631132 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 23631132 0 0
T1 54005 1915 0 0
T2 50001 1141 0 0
T3 8286 1290 0 0
T4 703942 2250 0 0
T5 181704 2359 0 0
T6 290321 3327 0 0
T29 7064 0 0 0
T30 399163 85533 0 0
T31 7869 0 0 0
T32 0 3284 0 0
T33 0 1712 0 0
T34 0 111 0 0
T35 2811 0 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 23631132 0 0
T1 54005 1915 0 0
T2 50001 1141 0 0
T3 8286 1290 0 0
T4 703942 2250 0 0
T5 181704 2359 0 0
T6 290321 3327 0 0
T29 7064 0 0 0
T30 399163 85533 0 0
T31 7869 0 0 0
T32 0 3284 0 0
T33 0 1712 0 0
T34 0 111 0 0
T35 2811 0 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 29253942 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 29253942 0 0
T1 54005 329 0 0
T2 50001 252 0 0
T3 8286 16 0 0
T4 703942 73858 0 0
T5 181704 16444 0 0
T6 290321 40261 0 0
T29 7064 9 0 0
T30 399163 14610 0 0
T31 7869 9 0 0
T35 2811 7 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 39363730 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 39363730 0 0
T1 54005 329 0 0
T2 50001 1113 0 0
T3 8286 16 0 0
T4 703942 73858 0 0
T5 181704 74407 0 0
T6 290321 40261 0 0
T29 7064 9 0 0
T30 399163 14610 0 0
T31 7869 9 0 0
T35 2811 7 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 803846 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 803846 0 0
T1 54005 256 0 0
T2 50001 125 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 15 0 0
T21 0 16000 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 17 0 0
T50 0 27 0 0
T81 0 18 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 1590314 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 1590314 0 0
T1 54005 256 0 0
T2 50001 530 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 31 0 0
T21 0 71903 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 17 0 0
T50 0 65 0 0
T81 0 83 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 28389813 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 28389813 0 0
T1 54005 73 0 0
T2 50001 127 0 0
T3 8286 16 0 0
T4 703942 73858 0 0
T5 181704 16444 0 0
T6 290321 40261 0 0
T29 7064 9 0 0
T30 399163 2930 0 0
T31 7869 9 0 0
T35 2811 7 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
Line No.TotalCoveredPercent
TOTAL44100.00
CONT_ASSIGN4411100.00
CONT_ASSIGN4511100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5300
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
44 1 1
45 1 1
48 1 1
49 1 1
53 unreachable


Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 491270878 37773416 0 0
DepthKnown_A 491270878 491012823 0 0
RvalidKnown_A 491270878 491012823 0 0
WreadyKnown_A 491270878 491012823 0 0
gen_passthru_fifo.paramCheckPass 2809 2809 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 37773416 0 0
T1 54005 73 0 0
T2 50001 583 0 0
T3 8286 16 0 0
T4 703942 73858 0 0
T5 181704 74407 0 0
T6 290321 40261 0 0
T29 7064 9 0 0
T30 399163 2930 0 0
T31 7869 9 0 0
T35 2811 7 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 491270878 491012823 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_passthru_fifo.paramCheckPass
NameAttemptsReal SuccessesFailuresIncomplete
Total 2809 2809 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T29 1 1 0 0
T30 1 1 0 0
T31 1 1 0 0
T35 1 1 0 0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo
Line No.TotalCoveredPercent
TOTAL1515100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN10811100.00
ALWAYS11122100.00
CONT_ASSIGN11611100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN13811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
108 1 1
111 1 1
112 1 1
MISSING_ELSE
116 1 1
133 1 1
134 1 1
138 1 1


Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo
TotalCoveredPercent
Conditions161168.75
Logical161168.75
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T30
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T30

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Not Covered
110Not Covered
111CoveredT1,T2,T30

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T30
110Not Covered
111CoveredT1,T2,T30

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------
-1-StatusTests
0CoveredT1,T2,T30
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo
Line No.TotalCoveredPercent
Branches 7 7 100.00
TERNARY 138 2 2 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 138 (gen_normal_fifo.empty) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T30


LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 123 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T30
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 1527646 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 1527646 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 1527646 0 0
T1 54005 256 0 0
T2 50001 530 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 31 0 0
T21 0 71903 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 17 0 0
T50 0 65 0 0
T81 0 83 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 1527646 0 0
T1 54005 256 0 0
T2 50001 530 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 31 0 0
T21 0 71903 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 17 0 0
T50 0 65 0 0
T81 0 83 0 0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo
Line No.TotalCoveredPercent
TOTAL1515100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN10811100.00
ALWAYS11122100.00
CONT_ASSIGN11611100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN13811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
108 1 1
111 1 1
112 1 1
MISSING_ELSE
116 1 1
133 1 1
134 1 1
138 1 1


Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo
TotalCoveredPercent
Conditions161062.50
Logical161062.50
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T30
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T30

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Not Covered
110Not Covered
111CoveredT1,T2,T30

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110Not Covered
111CoveredT1,T2,T30

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (5'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------
-1-StatusTests
0CoveredT1,T2,T30
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo
Line No.TotalCoveredPercent
Branches 7 7 100.00
TERNARY 138 2 2 100.00
IF 69 3 3 100.00
IF 123 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 138 (gen_normal_fifo.empty) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T30


LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 123 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T30
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 604094 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 604094 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 604094 0 0
T1 54005 256 0 0
T2 50001 125 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 15 0 0
T21 0 16000 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 9 0 0
T50 0 11 0 0
T82 0 32 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 604094 0 0
T1 54005 256 0 0
T2 50001 125 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 15 0 0
T21 0 16000 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 9 0 0
T50 0 11 0 0
T82 0 32 0 0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo
Line No.TotalCoveredPercent
TOTAL1515100.00
ALWAYS6944100.00
CONT_ASSIGN8111100.00
CONT_ASSIGN8211100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN10811100.00
ALWAYS11122100.00
CONT_ASSIGN11611100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
69 1 1
70 1 1
71 1 1
72 1 1
MISSING_ELSE
81 1 1
82 1 1
100 1 1
101 1 1
108 1 1
111 1 1
112 1 1
MISSING_ELSE
116 1 1
130 1 1
131 1 1
138 1 1


Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo
TotalCoveredPercent
Conditions241875.00
Logical241875.00
Non-Logical00
Event00

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------
-1--2-StatusTests
01CoveredT2,T20,T21
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T30

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Not Covered
110Not Covered
111CoveredT1,T2,T30

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T30
110Not Covered
111CoveredT1,T2,T30

 LINE       130
 EXPRESSION ((gen_normal_fifo.fifo_empty && wvalid_i) ? wdata_i : gen_normal_fifo.storage_rdata)
             --------------------1-------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T30

 LINE       130
 SUB-EXPRESSION (gen_normal_fifo.fifo_empty && wvalid_i)
                 -------------1------------    ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T3
11CoveredT1,T2,T30

 LINE       131
 EXPRESSION (gen_normal_fifo.fifo_empty & ((~wvalid_i)))
             -------------1------------   ------2------
-1--2-StatusTests
01CoveredT2,T20,T21
10CoveredT1,T2,T30
11CoveredT1,T2,T3

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (40'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------
-1-StatusTests
0CoveredT1,T2,T30
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo
Line No.TotalCoveredPercent
Branches 9 9 100.00
TERNARY 130 2 2 100.00
TERNARY 138 2 2 100.00
IF 69 3 3 100.00
IF 111 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 130 ((gen_normal_fifo.fifo_empty && wvalid_i)) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T30
0 Covered T1,T2,T3


LineNo. Expression -1-: 138 (gen_normal_fifo.empty) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T30


LineNo. Expression -1-: 69 if ((!rst_ni)) -2-: 71 if (gen_normal_fifo.under_rst)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 111 if (gen_normal_fifo.fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T30
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 5 5 100.00 5 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 5 5 100.00 5 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DataKnown_A 489354263 1216605 0 0
DepthKnown_A 489354263 489149692 0 0
RvalidKnown_A 489354263 489149692 0 0
WreadyKnown_A 489354263 489149692 0 0
gen_normal_fifo.depthShallNotExceedParamDepth 489354263 1216605 0 0


DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 1216605 0 0
T1 54005 256 0 0
T2 50001 530 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 31 0 0
T21 0 71903 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 9 0 0
T50 0 29 0 0
T82 0 93 0 0

DepthKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

RvalidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

WreadyKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 489149692 0 0
T1 54005 53919 0 0
T2 50001 49908 0 0
T3 8286 8187 0 0
T4 703942 703858 0 0
T5 181704 181612 0 0
T6 290321 290233 0 0
T29 7064 6972 0 0
T30 399163 399155 0 0
T31 7869 7806 0 0
T35 2811 2758 0 0

gen_normal_fifo.depthShallNotExceedParamDepth
NameAttemptsReal SuccessesFailuresIncomplete
Total 489354263 1216605 0 0
T1 54005 256 0 0
T2 50001 530 0 0
T3 8286 0 0 0
T4 703942 0 0 0
T5 181704 0 0 0
T6 290321 0 0 0
T17 0 160 0 0
T20 0 31 0 0
T21 0 71903 0 0
T22 0 16 0 0
T29 7064 0 0 0
T30 399163 11680 0 0
T31 7869 0 0 0
T35 2811 0 0 0
T49 0 9 0 0
T50 0 29 0 0
T82 0 93 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%