Unified Coverage Report :: Module Instance :: tb.dut.usbdev_avsetupfifo

Module Instance : tb.dut.usbdev_avsetupfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.86	100.00	71.43			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.06	100.00	88.24			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_avoutfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.07	100.00	64.29			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.32	100.00	85.29			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_rxfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.53	100.00	86.11			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
95.73	97.53	86.57	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
88.33	95.00	75.00			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.62	100.00	62.50			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
87.64	95.00	72.22			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.75	100.00	75.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.32	95.00	77.27			85.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Line Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Covered	Percent
Conditions	14	10	71.43
Logical	14	10	71.43
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T23,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T22,T23,T83

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T65,T66,T67
1	1	0	Not Covered
1	1	1	Covered	T22,T23,T83

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T22,T23,T83
1	1	0	Not Covered
1	1	1	Covered	T22,T29,T5

---

Branch Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T22,T23,T83
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	146069582	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	146069582	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	146069582	0	0
T4	402940	0	0	0
T5	0	388400	0	0
T6	0	298417	0	0
T22	506347	472185	0	0
T23	13885	5067	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	590572	0	0
T82	48033	0	0	0
T83	18579	8563	0	0
T84	873287	0	0	0
T90	8826	0	0	0
T91	0	336757	0	0
T92	0	1548	0	0
T93	0	11801	0	0
T94	0	410721	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	146069582	0	0
T4	402940	0	0	0
T5	0	388400	0	0
T6	0	298417	0	0
T22	506347	472185	0	0
T23	13885	5067	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	590572	0	0
T82	48033	0	0	0
T83	18579	8563	0	0
T84	873287	0	0	0
T90	8826	0	0	0
T91	0	336757	0	0
T92	0	1548	0	0
T93	0	11801	0	0
T94	0	410721	0	0

Line Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Covered	Percent
Conditions	14	9	64.29
Logical	14	9	64.29
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T23,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T3

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T7

---

Branch Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	287321789	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	287321789	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	287321789	0	0
T1	9839	3924	0	0
T2	12913	1613	0	0
T3	8081	2192	0	0
T7	176747	693	0	0
T8	112198	1956	0	0
T17	6780	0	0	0
T18	11452	2372	0	0
T19	9086	3053	0	0
T20	159894	2028	0	0
T21	0	1741	0	0
T22	0	463628	0	0
T30	1754	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	287321789	0	0
T1	9839	3924	0	0
T2	12913	1613	0	0
T3	8081	2192	0	0
T7	176747	693	0	0
T8	112198	1956	0	0
T17	6780	0	0	0
T18	11452	2372	0	0
T19	9086	3053	0	0
T20	159894	2028	0	0
T21	0	1741	0	0
T22	0	463628	0	0
T30	1754	0	0	0

Line Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T55,T56,T57
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T7

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T7

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T1,T2,T7
1	1	0	Not Covered
1	1	1	Covered	T1,T7,T8

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T7
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T7

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T7
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	24136144	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	24136144	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	24136144	0	0
T1	9839	93	0	0
T2	12913	2471	0	0
T3	8081	0	0	0
T7	176747	109	0	0
T8	112198	108	0	0
T17	6780	0	0	0
T18	11452	3449	0	0
T19	9086	0	0	0
T20	159894	110	0	0
T21	0	2970	0	0
T22	0	249851	0	0
T28	0	1442	0	0
T29	0	330192	0	0
T30	1754	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	24136144	0	0
T1	9839	93	0	0
T2	12913	2471	0	0
T3	8081	0	0	0
T7	176747	109	0	0
T8	112198	108	0	0
T17	6780	0	0	0
T18	11452	3449	0	0
T19	9086	0	0	0
T20	159894	110	0	0
T21	0	2970	0	0
T22	0	249851	0	0
T28	0	1442	0	0
T29	0	330192	0	0
T30	1754	0	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	32862138	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	32862138	0	0
T1	9839	14	0	0
T2	12913	12	0	0
T3	8081	10	0	0
T7	176747	61	0	0
T8	112198	201	0	0
T17	6780	9	0	0
T18	11452	12	0	0
T19	9086	10	0	0
T20	159894	21	0	0
T30	1754	7	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	42702260	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	42702260	0	0
T1	9839	14	0	0
T2	12913	12	0	0
T3	8081	10	0	0
T7	176747	299	0	0
T8	112198	201	0	0
T17	6780	9	0	0
T18	11452	12	0	0
T19	9086	10	0	0
T20	159894	21	0	0
T30	1754	7	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	868087	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	868087	0	0
T4	402940	2433	0	0
T22	506347	500	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	598	0	0
T42	0	151	0	0
T82	48033	118	0	0
T83	18579	14	0	0
T84	873287	8450	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	5247	0	0
T90	8826	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	1669955	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	1669955	0	0
T4	402940	10668	0	0
T22	506347	500	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	598	0	0
T42	0	652	0	0
T82	48033	390	0	0
T83	18579	59	0	0
T84	873287	8450	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	5247	0	0
T90	8826	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	31933560	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	31933560	0	0
T1	9839	14	0	0
T2	12913	12	0	0
T3	8081	10	0	0
T7	176747	61	0	0
T8	112198	201	0	0
T17	6780	9	0	0
T18	11452	12	0	0
T19	9086	10	0	0
T20	159894	21	0	0
T30	1754	7	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	506346061	41032305	0	0
DepthKnown_A	506346061	506097020	0	0
RvalidKnown_A	506346061	506097020	0	0
WreadyKnown_A	506346061	506097020	0	0
gen_passthru_fifo.paramCheckPass	2853	2853	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	41032305	0	0
T1	9839	14	0	0
T2	12913	12	0	0
T3	8081	10	0	0
T7	176747	299	0	0
T8	112198	201	0	0
T17	6780	9	0	0
T18	11452	12	0	0
T19	9086	10	0	0
T20	159894	21	0	0
T30	1754	7	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	506346061	506097020	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2853	2853	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T22,T83,T29
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T22,T83,T29

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T22,T83,T29

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T83,T29,T82
1	1	0	Not Covered
1	1	1	Covered	T22,T83,T29

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T22,T83,T29
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T22,T83,T29

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T22,T83,T29
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	1620844	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	1620844	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	1620844	0	0
T4	402940	10668	0	0
T22	506347	500	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	598	0	0
T42	0	652	0	0
T82	48033	390	0	0
T83	18579	59	0	0
T84	873287	8450	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	5247	0	0
T90	8826	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	1620844	0	0
T4	402940	10668	0	0
T22	506347	500	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	598	0	0
T42	0	652	0	0
T82	48033	390	0	0
T83	18579	59	0	0
T84	873287	8450	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	5247	0	0
T90	8826	0	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Covered	Percent
Conditions	16	10	62.50
Logical	16	10	62.50
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T22,T29,T82
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T22,T29,T82

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T22,T29,T82

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T22,T29,T82

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (5'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T22,T29,T82
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T22,T29,T82

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T22,T29,T82
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	578763	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	578763	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	578763	0	0
T4	402940	0	0	0
T22	506347	176	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	136	0	0
T42	0	151	0	0
T82	48033	118	0	0
T83	18579	0	0	0
T84	873287	5093	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	3039	0	0
T88	0	7	0	0
T89	0	3942	0	0
T90	8826	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	578763	0	0
T4	402940	0	0	0
T22	506347	176	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	136	0	0
T42	0	151	0	0
T82	48033	118	0	0
T83	18579	0	0	0
T84	873287	5093	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	3039	0	0
T88	0	7	0	0
T89	0	3942	0	0
T90	8826	0	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	130	1	1	100.00
CONT_ASSIGN	131	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
130	1	1
131	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Covered	Percent
Conditions	24	18	75.00
Logical	24	18	75.00
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T82,T42,T49
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T22,T29,T82

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T22,T29,T82

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T29,T82,T42
1	1	0	Not Covered
1	1	1	Covered	T22,T29,T82

 LINE       130
 EXPRESSION ((gen_normal_fifo.fifo_empty && wvalid_i) ? wdata_i : gen_normal_fifo.storage_rdata)
             --------------------1-------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T22,T29,T82

 LINE       130
 SUB-EXPRESSION (gen_normal_fifo.fifo_empty && wvalid_i)
                 -------------1------------    ----2---

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T2,T3
1	1	Covered	T22,T29,T82

 LINE       131
 EXPRESSION (gen_normal_fifo.fifo_empty & ((~wvalid_i)))
             -------------1------------   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T82,T42,T49
1	0	Covered	T22,T29,T82
1	1	Covered	T1,T2,T3

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (40'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T22,T29,T82
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
Branches		9	9	100.00
TERNARY	130	2	2	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	130	((gen_normal_fifo.fifo_empty && wvalid_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T22,T29,T82
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T22,T29,T82

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T22,T29,T82
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	504563048	1047476	0	0
DepthKnown_A	504563048	504355607	0	0
RvalidKnown_A	504563048	504355607	0	0
WreadyKnown_A	504563048	504355607	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	504563048	1047476	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	1047476	0	0
T4	402940	0	0	0
T22	506347	176	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	136	0	0
T42	0	652	0	0
T82	48033	390	0	0
T83	18579	0	0	0
T84	873287	5093	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	3039	0	0
T88	0	7	0	0
T89	0	3942	0	0
T90	8826	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	504355607	0	0
T1	9839	9781	0	0
T2	12913	12859	0	0
T3	8081	7995	0	0
T7	176747	176685	0	0
T8	112198	112191	0	0
T17	6780	6692	0	0
T18	11452	11352	0	0
T19	9086	9000	0	0
T20	159894	159809	0	0
T30	1754	1700	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	504563048	1047476	0	0
T4	402940	0	0	0
T22	506347	176	0	0
T23	13885	0	0	0
T24	9941	0	0	0
T28	9051	0	0	0
T29	657165	136	0	0
T42	0	652	0	0
T82	48033	390	0	0
T83	18579	0	0	0
T84	873287	5093	0	0
T85	0	16	0	0
T86	0	8	0	0
T87	0	3039	0	0
T88	0	7	0	0
T89	0	3942	0	0
T90	8826	0	0	0