Unified Coverage Report :: Module Instance :: tb.dut.usbdev_avsetupfifo

Module Instance : tb.dut.usbdev_avsetupfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.86	100.00	71.43			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.06	100.00	88.24			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
96.03	97.53	88.06	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_avoutfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.86	100.00	71.43			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.06	100.00	88.24			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
96.03	97.53	88.06	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.usbdev_rxfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.53	100.00	86.11			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
96.03	97.53	88.06	94.55		100.00	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	100.00	100.00	100.00			100.00

Module Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		fifo_h

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[0].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[1].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.19	100.00	68.75			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
88.33	95.00	75.00			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.62	100.00	62.50			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
87.64	95.00	72.22			83.33	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Module Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.75	100.00	75.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.32	95.00	77.27			85.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.43	98.59	78.81			92.31	100.00	gen_no_stubbed_memory.u_tlul2sram

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_normal_fifo.u_fifo_cnt	81.58	92.00	80.00			72.73

Line Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Covered	Percent
Conditions	14	10	71.43
Logical	14	10	71.43
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T29,T4,T5

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T56,T57,T94
1	1	0	Not Covered
1	1	1	Covered	T29,T4,T5

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T29,T4,T5
1	1	0	Not Covered
1	1	1	Covered	T4,T5,T6

---

Branch Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T29,T4,T5
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avsetupfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	144426041	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	144426041	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	144426041	0	0
T4	207661	201842	0	0
T5	324769	318613	0	0
T6	571296	565234	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T20	0	474283	0	0
T21	0	562	0	0
T23	2051	0	0	0
T26	10230	0	0	0
T29	8809	2978	0	0
T30	1649	0	0	0
T74	0	340788	0	0
T75	0	9180	0	0
T85	0	572	0	0
T95	0	455924	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	144426041	0	0
T4	207661	201842	0	0
T5	324769	318613	0	0
T6	571296	565234	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T20	0	474283	0	0
T21	0	562	0	0
T23	2051	0	0	0
T26	10230	0	0	0
T29	8809	2978	0	0
T30	1649	0	0	0
T74	0	340788	0	0
T75	0	9180	0	0
T85	0	572	0	0
T95	0	455924	0	0

Line Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	140	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
140	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Covered	Percent
Conditions	14	10	71.43
Logical	14	10	71.43
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T55,T96
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T3

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T3,T26

---

Branch Coverage for Instance : tb.dut.usbdev_avoutfifo

	Line No.	Total	Covered	Percent
Branches		5	5	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_avoutfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	288319692	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	288319692	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	288319692	0	0
T1	7293	1352	0	0
T2	112107	2156	0	0
T3	8031	638	0	0
T4	207661	201788	0	0
T5	0	318597	0	0
T6	0	565162	0	0
T7	644213	829	0	0
T17	7404	0	0	0
T18	0	4387	0	0
T23	2051	0	0	0
T26	10230	2237	0	0
T29	8809	2956	0	0
T30	1649	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	288319692	0	0
T1	7293	1352	0	0
T2	112107	2156	0	0
T3	8031	638	0	0
T4	207661	201788	0	0
T5	0	318597	0	0
T6	0	565162	0	0
T7	644213	829	0	0
T17	7404	0	0	0
T18	0	4387	0	0
T23	2051	0	0	0
T26	10230	2237	0	0
T29	8809	2956	0	0
T30	1649	0	0	0

Line Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
TOTAL		14	14	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	120	1	1	100.00
ALWAYS	123	2	2	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
120	1	1
123	1	1
124	1	1
			MISSING_ELSE
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T41,T42,T43
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T2,T3,T26

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T2,T3,T26

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T2,T3,T26
1	1	0	Not Covered
1	1	1	Covered	T2,T3,T26

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T2,T3,T26
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.usbdev_rxfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T2,T3,T26

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T26
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.usbdev_rxfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	22529816	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	22529816	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	22529816	0	0
T2	112107	112	0	0
T3	8031	84	0	0
T4	207661	2057	0	0
T5	0	653	0	0
T6	0	3563	0	0
T7	644213	109	0	0
T17	7404	0	0	0
T18	9917	93	0	0
T20	0	938	0	0
T21	0	911	0	0
T23	2051	0	0	0
T26	10230	96	0	0
T29	8809	0	0	0
T30	1649	0	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	22529816	0	0
T2	112107	112	0	0
T3	8031	84	0	0
T4	207661	2057	0	0
T5	0	653	0	0
T6	0	3563	0	0
T7	644213	109	0	0
T17	7404	0	0	0
T18	9917	93	0	0
T20	0	938	0	0
T21	0	911	0	0
T23	2051	0	0	0
T26	10230	96	0	0
T29	8809	0	0	0
T30	1649	0	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	33968677	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	33968677	0	0
T1	7293	12	0	0
T2	112107	26	0	0
T3	8031	16	0	0
T4	207661	28807	0	0
T7	644213	156	0	0
T17	7404	9	0	0
T23	2051	5	0	0
T26	10230	28	0	0
T29	8809	14	0	0
T30	1649	22	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.fifo_h.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	47152782	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	47152782	0	0
T1	7293	12	0	0
T2	112107	132	0	0
T3	8031	16	0	0
T4	207661	28807	0	0
T7	644213	463	0	0
T17	7404	9	0	0
T23	2051	5	0	0
T26	10230	78	0	0
T29	8809	61	0	0
T30	1649	22	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	921472	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	921472	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	15	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T37	0	3233	0	0
T45	0	7	0	0
T74	0	422	0	0
T90	0	7	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	1939786	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	1939786	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	29	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T37	0	3232	0	0
T45	0	7	0	0
T74	0	422	0	0
T90	0	25	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	32981183	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	32981183	0	0
T1	7293	12	0	0
T2	112107	26	0	0
T3	8031	13	0	0
T4	207661	28807	0	0
T7	644213	156	0	0
T17	7404	9	0	0
T23	2051	5	0	0
T26	10230	13	0	0
T29	8809	14	0	0
T30	1649	22	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	522259127	45212996	0	0
DepthKnown_A	522259127	522000029	0	0
RvalidKnown_A	522259127	522000029	0	0
WreadyKnown_A	522259127	522000029	0	0
gen_passthru_fifo.paramCheckPass	2976	2976	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	45212996	0	0
T1	7293	12	0	0
T2	112107	132	0	0
T3	8031	13	0	0
T4	207661	28807	0	0
T7	644213	463	0	0
T17	7404	9	0	0
T23	2051	5	0	0
T26	10230	49	0	0
T29	8809	61	0	0
T30	1649	22	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	522259127	522000029	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	2976	2976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T7	1	1	0	0
T17	1	1	0	0
T23	1	1	0	0
T26	1	1	0	0
T29	1	1	0	0
T30	1	1	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Covered	Percent
Conditions	16	11	68.75
Logical	16	11	68.75
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T3,T26,T90
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T3,T26,T90

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T3,T26,T90
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (17'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T3,T26,T90
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T26,T90

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T3,T26,T90
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	1877359	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	1877359	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	1877359	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	29	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T37	0	3232	0	0
T45	0	7	0	0
T74	0	422	0	0
T90	0	25	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	1877359	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	29	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T37	0	3232	0	0
T45	0	7	0	0
T74	0	422	0	0
T90	0	25	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
133	1	1
134	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Covered	Percent
Conditions	16	10	62.50
Logical	16	10	62.50
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T3,T26,T90
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T3,T26,T90

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (5'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T3,T26,T90
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Line No.	Total	Covered	Percent
Branches		7	7	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	123	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T26,T90

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	123	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T3,T26,T90
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_sramreqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	598617	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	598617	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	598617	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	15	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T45	0	7	0	0
T53	0	87	0	0
T74	0	134	0	0
T90	0	7	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	598617	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	15	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T45	0	7	0	0
T53	0	87	0	0
T74	0	134	0	0
T90	0	7	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

Line Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
TOTAL		15	15	100.00
ALWAYS	69	4	4	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	100	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
CONT_ASSIGN	108	1	1	100.00
ALWAYS	111	2	2	100.00
CONT_ASSIGN	116	1	1	100.00
CONT_ASSIGN	130	1	1	100.00
CONT_ASSIGN	131	1	1	100.00
CONT_ASSIGN	138	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
71	1	1
72	1	1
			MISSING_ELSE
81	1	1
82	1	1
100	1	1
101	1	1
108	1	1
111	1	1
112	1	1
			MISSING_ELSE
116	1	1
130	1	1
131	1	1
138	1	1

---

Cond Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Covered	Percent
Conditions	24	18	75.00
Logical	24	18	75.00
Non-Logical	0	0
Event	0	0

 LINE       81
 EXPRESSION (((~full_o)) & ((~gen_normal_fifo.under_rst)))
             -----1-----   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T26,T90,T53
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       82
 EXPRESSION (((~gen_normal_fifo.empty)) & ((~gen_normal_fifo.under_rst)))
             -------------1------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T3,T26,T90

 LINE       100
 EXPRESSION (wvalid_i & wready_o & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Not Covered
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       101
 EXPRESSION (rvalid_o & rready_i & ((~gen_normal_fifo.under_rst)))
             ----1---   ----2---   ---------------3--------------

-1-	-2-	-3-	Status	Tests
0	1	1	Not Covered
1	0	1	Covered	T3,T26,T90
1	1	0	Not Covered
1	1	1	Covered	T3,T26,T90

 LINE       130
 EXPRESSION ((gen_normal_fifo.fifo_empty && wvalid_i) ? wdata_i : gen_normal_fifo.storage_rdata)
             --------------------1-------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T26,T90

 LINE       130
 SUB-EXPRESSION (gen_normal_fifo.fifo_empty && wvalid_i)
                 -------------1------------    ----2---

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T2,T3
1	1	Covered	T3,T26,T90

 LINE       131
 EXPRESSION (gen_normal_fifo.fifo_empty & ((~wvalid_i)))
             -------------1------------   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T26,T90,T53
1	0	Covered	T3,T26,T90
1	1	Covered	T1,T2,T3

 LINE       138
 EXPRESSION (gen_normal_fifo.empty ? (40'(0)) : gen_normal_fifo.rdata_int)
             ----------1----------

-1-	Status	Tests
0	Covered	T3,T26,T90
1	Covered	T1,T2,T3

---

Branch Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Line No.	Total	Covered	Percent
Branches		9	9	100.00
TERNARY	130	2	2	100.00
TERNARY	138	2	2	100.00
IF	69	3	3	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	130	((gen_normal_fifo.fifo_empty && wvalid_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T26,T90
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	138	(gen_normal_fifo.empty) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T3,T26,T90

	LineNo.	Expression
-1-:	69	if ((!rst_ni))
-2-:	71	if (gen_normal_fifo.under_rst)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_fifo.fifo_incr_wptr)

Branches:

-1-	Status	Tests
1	Covered	T3,T26,T90
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.gen_no_stubbed_memory.u_tlul2sram.u_rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	520188303	1251437	0	0
DepthKnown_A	520188303	519971902	0	0
RvalidKnown_A	520188303	519971902	0	0
WreadyKnown_A	520188303	519971902	0	0
gen_normal_fifo.depthShallNotExceedParamDepth	520188303	1251437	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	1251437	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	29	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T45	0	7	0	0
T53	0	269	0	0
T74	0	134	0	0
T90	0	25	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	519971902	0	0
T1	7293	7235	0	0
T2	112107	112098	0	0
T3	8031	7937	0	0
T4	207661	207608	0	0
T7	644213	644149	0	0
T17	7404	7330	0	0
T23	2051	1989	0	0
T26	10230	10148	0	0
T29	8809	8748	0	0
T30	1649	1576	0	0

gen_normal_fifo.depthShallNotExceedParamDepth

Name	Attempts	Real Successes	Failures	Incomplete
Total	520188303	1251437	0	0
T3	8031	3	0	0
T4	207661	0	0	0
T5	324769	0	0	0
T7	644213	0	0	0
T17	7404	0	0	0
T18	9917	0	0	0
T23	2051	0	0	0
T26	10230	29	0	0
T28	0	8	0	0
T29	8809	0	0	0
T30	1649	0	0	0
T45	0	7	0	0
T53	0	269	0	0
T74	0	134	0	0
T90	0	25	0	0
T91	0	12	0	0
T92	0	144	0	0
T93	0	1	0	0