Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : rv_plic
SCORELINECONDTOGGLEFSMBRANCHASSERT
33.41 2.27 0.00 75.91 0.00 88.89

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.top_earlgrey.u_rv_plic 33.41 2.27 0.00 75.91 0.00 88.89


Module Instance : tb.dut.top_earlgrey.u_rv_plic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
33.41 2.27 0.00 75.91 0.00 88.89


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
78.17 71.29 74.36 74.53 81.77 88.89


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
83.70 68.10 83.00 100.00 top_earlgrey


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_alert_tx[0].u_prim_alert_sender 33.33 33.33
gen_target[0].u_target 40.95 0.40 38.62 58.13 66.67
u_gateway 75.00 100.00 25.00 100.00
u_prim_flop_2sync 100.00 100.00 100.00
u_reg 94.40 90.57 96.92 90.13 100.00

Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : rv_plic
Line No.TotalCoveredPercent
TOTAL572132.27
CONT_ASSIGN74100.00
ALWAYS77400.00
ALWAYS83400.00
CONT_ASSIGN99100.00
CONT_ASSIGN100100.00
CONT_ASSIGN101100.00
CONT_ASSIGN102100.00
CONT_ASSIGN103100.00
CONT_ASSIGN104100.00
CONT_ASSIGN105100.00
CONT_ASSIGN106100.00
CONT_ASSIGN107100.00
CONT_ASSIGN108100.00
CONT_ASSIGN109100.00
CONT_ASSIGN110100.00
CONT_ASSIGN111100.00
CONT_ASSIGN112100.00
CONT_ASSIGN113100.00
CONT_ASSIGN114100.00
CONT_ASSIGN115100.00
CONT_ASSIGN116100.00
CONT_ASSIGN117100.00
CONT_ASSIGN118100.00
CONT_ASSIGN119100.00
CONT_ASSIGN120100.00
CONT_ASSIGN121100.00
CONT_ASSIGN122100.00
CONT_ASSIGN123100.00
CONT_ASSIGN124100.00
CONT_ASSIGN125100.00
CONT_ASSIGN126100.00
CONT_ASSIGN127100.00
CONT_ASSIGN128100.00
CONT_ASSIGN129100.00
CONT_ASSIGN130100.00
CONT_ASSIGN131100.00
CONT_ASSIGN132100.00
CONT_ASSIGN133100.00
CONT_ASSIGN134100.00
CONT_ASSIGN135100.00
CONT_ASSIGN136100.00
CONT_ASSIGN137100.00
CONT_ASSIGN138100.00
CONT_ASSIGN139100.00
CONT_ASSIGN140100.00
CONT_ASSIGN141100.00
CONT_ASSIGN142100.00
CONT_ASSIGN143100.00
CONT_ASSIGN144100.00
CONT_ASSIGN145100.00
CONT_ASSIGN146100.00
CONT_ASSIGN147100.00
CONT_ASSIGN148100.00
CONT_ASSIGN149100.00
CONT_ASSIGN150100.00
CONT_ASSIGN151100.00
CONT_ASSIGN152100.00
CONT_ASSIGN153100.00
CONT_ASSIGN154100.00
CONT_ASSIGN155100.00
CONT_ASSIGN156100.00
CONT_ASSIGN157100.00
CONT_ASSIGN158100.00
CONT_ASSIGN159100.00
CONT_ASSIGN160100.00
CONT_ASSIGN161100.00
CONT_ASSIGN162100.00
CONT_ASSIGN163100.00
CONT_ASSIGN164100.00
CONT_ASSIGN165100.00
CONT_ASSIGN166100.00
CONT_ASSIGN167100.00
CONT_ASSIGN168100.00
CONT_ASSIGN169100.00
CONT_ASSIGN170100.00
CONT_ASSIGN171100.00
CONT_ASSIGN172100.00
CONT_ASSIGN173100.00
CONT_ASSIGN174100.00
CONT_ASSIGN175100.00
CONT_ASSIGN176100.00
CONT_ASSIGN177100.00
CONT_ASSIGN178100.00
CONT_ASSIGN179100.00
CONT_ASSIGN180100.00
CONT_ASSIGN181100.00
CONT_ASSIGN182100.00
CONT_ASSIGN183100.00
CONT_ASSIGN184100.00
CONT_ASSIGN185100.00
CONT_ASSIGN186100.00
CONT_ASSIGN187100.00
CONT_ASSIGN188100.00
CONT_ASSIGN189100.00
CONT_ASSIGN190100.00
CONT_ASSIGN191100.00
CONT_ASSIGN192100.00
CONT_ASSIGN193100.00
CONT_ASSIGN194100.00
CONT_ASSIGN195100.00
CONT_ASSIGN196100.00
CONT_ASSIGN197100.00
CONT_ASSIGN198100.00
CONT_ASSIGN199100.00
CONT_ASSIGN200100.00
CONT_ASSIGN201100.00
CONT_ASSIGN202100.00
CONT_ASSIGN203100.00
CONT_ASSIGN204100.00
CONT_ASSIGN205100.00
CONT_ASSIGN206100.00
CONT_ASSIGN207100.00
CONT_ASSIGN208100.00
CONT_ASSIGN209100.00
CONT_ASSIGN210100.00
CONT_ASSIGN211100.00
CONT_ASSIGN212100.00
CONT_ASSIGN213100.00
CONT_ASSIGN214100.00
CONT_ASSIGN215100.00
CONT_ASSIGN216100.00
CONT_ASSIGN217100.00
CONT_ASSIGN218100.00
CONT_ASSIGN219100.00
CONT_ASSIGN220100.00
CONT_ASSIGN221100.00
CONT_ASSIGN222100.00
CONT_ASSIGN223100.00
CONT_ASSIGN224100.00
CONT_ASSIGN225100.00
CONT_ASSIGN226100.00
CONT_ASSIGN227100.00
CONT_ASSIGN228100.00
CONT_ASSIGN229100.00
CONT_ASSIGN230100.00
CONT_ASSIGN231100.00
CONT_ASSIGN232100.00
CONT_ASSIGN233100.00
CONT_ASSIGN234100.00
CONT_ASSIGN235100.00
CONT_ASSIGN236100.00
CONT_ASSIGN237100.00
CONT_ASSIGN238100.00
CONT_ASSIGN239100.00
CONT_ASSIGN240100.00
CONT_ASSIGN241100.00
CONT_ASSIGN242100.00
CONT_ASSIGN243100.00
CONT_ASSIGN244100.00
CONT_ASSIGN245100.00
CONT_ASSIGN246100.00
CONT_ASSIGN247100.00
CONT_ASSIGN248100.00
CONT_ASSIGN249100.00
CONT_ASSIGN250100.00
CONT_ASSIGN251100.00
CONT_ASSIGN252100.00
CONT_ASSIGN253100.00
CONT_ASSIGN254100.00
CONT_ASSIGN255100.00
CONT_ASSIGN256100.00
CONT_ASSIGN257100.00
CONT_ASSIGN258100.00
CONT_ASSIGN259100.00
CONT_ASSIGN260100.00
CONT_ASSIGN261100.00
CONT_ASSIGN262100.00
CONT_ASSIGN263100.00
CONT_ASSIGN264100.00
CONT_ASSIGN265100.00
CONT_ASSIGN266100.00
CONT_ASSIGN267100.00
CONT_ASSIGN268100.00
CONT_ASSIGN269100.00
CONT_ASSIGN270100.00
CONT_ASSIGN271100.00
CONT_ASSIGN272100.00
CONT_ASSIGN273100.00
CONT_ASSIGN274100.00
CONT_ASSIGN275100.00
CONT_ASSIGN276100.00
CONT_ASSIGN277100.00
CONT_ASSIGN278100.00
CONT_ASSIGN279100.00
CONT_ASSIGN280100.00
CONT_ASSIGN281100.00
CONT_ASSIGN282100.00
CONT_ASSIGN283100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN289100.00
CONT_ASSIGN295100.00
CONT_ASSIGN300100.00
CONT_ASSIGN301100.00
CONT_ASSIGN302100.00
CONT_ASSIGN303100.00
CONT_ASSIGN304100.00
CONT_ASSIGN309100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN31611100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN316100.00
CONT_ASSIGN378100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' or '../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
74 0 1
77 0 1
78 0 1
79 0 2
==> MISSING_ELSE
83 0 1
84 0 1
85 0 2
==> MISSING_ELSE
99 0 1
100 0 1
101 0 1
102 0 1
103 0 1
104 0 1
105 0 1
106 0 1
107 0 1
108 0 1
109 0 1
110 0 1
111 0 1
112 0 1
113 0 1
114 0 1
115 0 1
116 0 1
117 0 1
118 0 1
119 0 1
120 0 1
121 0 1
122 0 1
123 0 1
124 0 1
125 0 1
126 0 1
127 0 1
128 0 1
129 0 1
130 0 1
131 0 1
132 0 1
133 0 1
134 0 1
135 0 1
136 0 1
137 0 1
138 0 1
139 0 1
140 0 1
141 0 1
142 0 1
143 0 1
144 0 1
145 0 1
146 0 1
147 0 1
148 0 1
149 0 1
150 0 1
151 0 1
152 0 1
153 0 1
154 0 1
155 0 1
156 0 1
157 0 1
158 0 1
159 0 1
160 0 1
161 0 1
162 0 1
163 0 1
164 0 1
165 0 1
166 0 1
167 0 1
168 0 1
169 0 1
170 0 1
171 0 1
172 0 1
173 0 1
174 0 1
175 0 1
176 0 1
177 0 1
178 0 1
179 0 1
180 0 1
181 0 1
182 0 1
183 0 1
184 0 1
185 0 1
186 0 1
187 0 1
188 0 1
189 0 1
190 0 1
191 0 1
192 0 1
193 0 1
194 0 1
195 0 1
196 0 1
197 0 1
198 0 1
199 0 1
200 0 1
201 0 1
202 0 1
203 0 1
204 0 1
205 0 1
206 0 1
207 0 1
208 0 1
209 0 1
210 0 1
211 0 1
212 0 1
213 0 1
214 0 1
215 0 1
216 0 1
217 0 1
218 0 1
219 0 1
220 0 1
221 0 1
222 0 1
223 0 1
224 0 1
225 0 1
226 0 1
227 0 1
228 0 1
229 0 1
230 0 1
231 0 1
232 0 1
233 0 1
234 0 1
235 0 1
236 0 1
237 0 1
238 0 1
239 0 1
240 0 1
241 0 1
242 0 1
243 0 1
244 0 1
245 0 1
246 0 1
247 0 1
248 0 1
249 0 1
250 0 1
251 0 1
252 0 1
253 0 1
254 0 1
255 0 1
256 0 1
257 0 1
258 0 1
259 0 1
260 0 1
261 0 1
262 0 1
263 0 1
264 0 1
265 0 1
266 0 1
267 0 1
268 0 1
269 0 1
270 0 1
271 0 1
272 0 1
273 0 1
274 0 1
275 0 1
276 0 1
277 0 1
278 0 1
279 0 1
280 0 1
281 0 1
282 0 1
283 0 1
289 0 185
295 0 1
300 0 1
301 0 1
302 0 1
303 0 1
304 0 1
309 0 1
316 13 185
378 0 1

Cond Coverage for Module : rv_plic
TotalCoveredPercent
Conditions300.00
Logical300.00
Non-Logical00
Event00

 LINE       378
 SUB-EXPRESSION (reg2hw.alert_test.q & reg2hw.alert_test.qe)
                 ---------1---------   ----------2---------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered
Toggle Coverage for Module : rv_plic
TotalCoveredPercent
Totals 33 30 90.91
Total Bits 714 542 75.91
Total Bits 0->1 357 271 75.91
Total Bits 1->0 357 271 75.91

Ports 33 30 90.91
Port Bits 714 542 75.91
Port Bits 0->1 357 271 75.91
Port Bits 1->0 357 271 75.91

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
tl_i.d_ready Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_user.data_intg[6:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_user.cmd_intg[6:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_user.instr_type[3:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_user.rsvd[4:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_data[31:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_mask[3:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_address[27:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_address[29:28] Unreachable Unreachable Unreachable INPUT
tl_i.a_address[30] Yes Yes *T4,*T5,*T6 Yes T4,T5,T6 INPUT
tl_i.a_address[31] Unreachable Unreachable Unreachable INPUT
tl_i.a_source[5:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_source[7:6] Unreachable Unreachable Unreachable INPUT
tl_i.a_size[1:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_param[2:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_opcode[2:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_i.a_valid Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
tl_o.a_ready Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_error Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_user.data_intg[6:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_user.rsp_intg[6:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_data[31:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_sink Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_source[5:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_source[7:6] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_size[1:0] Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
tl_o.d_param[2:0] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_opcode[0] Yes Yes *T4,*T5,*T6 Yes T4,T5,T6 OUTPUT
tl_o.d_opcode[2:1] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_valid Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
intr_src_i[0] Unreachable Unreachable Unreachable INPUT
intr_src_i[1] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[2] No No No INPUT
intr_src_i[3] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[4] No No No INPUT
intr_src_i[5] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[12:6] No No No INPUT
intr_src_i[14:13] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[15] No No No INPUT
intr_src_i[16] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[18:17] No No No INPUT
intr_src_i[19] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[20] No No No INPUT
intr_src_i[23:21] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[24] No No No INPUT
intr_src_i[25] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[28:26] No No No INPUT
intr_src_i[29] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[32:30] No No No INPUT
intr_src_i[64:33] Yes Yes *T25,*T26,*T28 Yes T25,T26,T28 INPUT
intr_src_i[65] No No No INPUT
intr_src_i[68:66] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[74:69] No No No INPUT
intr_src_i[75] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[76] No No No INPUT
intr_src_i[77] Yes Yes *T25,*T26,*T28 Yes T25,T26,T28 INPUT
intr_src_i[78] No No No INPUT
intr_src_i[79] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[80] No No No INPUT
intr_src_i[84:81] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[85] No No No INPUT
intr_src_i[87:86] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[90:88] No No No INPUT
intr_src_i[92:91] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[95:93] No No No INPUT
intr_src_i[96] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[97] No No No INPUT
intr_src_i[98] Yes Yes *T7,*T27,*T25 Yes T7,T27,T25 INPUT
intr_src_i[99] No No No INPUT
intr_src_i[100] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[101] No No No INPUT
intr_src_i[103:102] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[104] No No No INPUT
intr_src_i[105] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[106] No No No INPUT
intr_src_i[107] Yes Yes *T25,*T26,*T28 Yes T25,T26,T28 INPUT
intr_src_i[108] No No No INPUT
intr_src_i[109] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[112:110] No No No INPUT
intr_src_i[113] Yes Yes *T22,*T23,*T25 Yes T22,T23,T25 INPUT
intr_src_i[114] No No No INPUT
intr_src_i[115] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[117:116] No No No INPUT
intr_src_i[118] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[119] No No No INPUT
intr_src_i[120] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[121] No No No INPUT
intr_src_i[122] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[123] No No No INPUT
intr_src_i[125:124] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[129:126] No No No INPUT
intr_src_i[130] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[131] No No No INPUT
intr_src_i[133:132] Yes Yes *T25,*T26,T10 Yes T25,T26,T10 INPUT
intr_src_i[134] No No No INPUT
intr_src_i[135] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[136] No No No INPUT
intr_src_i[137] Yes Yes *T7,*T27,*T25 Yes T7,T27,T25 INPUT
intr_src_i[139:138] No No No INPUT
intr_src_i[141:140] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[142] No No No INPUT
intr_src_i[143] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[149:144] No No No INPUT
intr_src_i[150] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[152:151] No No No INPUT
intr_src_i[160:153] Yes Yes *T25,*T26,*T28 Yes T25,T26,T28 INPUT
intr_src_i[162:161] No No No INPUT
intr_src_i[163] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[168:164] No No No INPUT
intr_src_i[169] Yes Yes *T2,*T22,*T7 Yes T2,T22,T7 INPUT
intr_src_i[171:170] No No No INPUT
intr_src_i[172] Yes Yes *T10,*T11,*T12 Yes T10,T11,T12 INPUT
intr_src_i[174:173] No No No INPUT
intr_src_i[176:175] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[177] No No No INPUT
intr_src_i[180:178] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
intr_src_i[182:181] No No No INPUT
intr_src_i[184:183] Yes Yes T10,T11,T12 Yes T10,T11,T12 INPUT
alert_rx_i[0].ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i[0].ack_p Yes Yes T2,T8,T9 Yes T2,T8,T9 INPUT
alert_rx_i[0].ping_n No No No INPUT
alert_rx_i[0].ping_p No No No INPUT
alert_tx_o[0].alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o[0].alert_p Yes Yes T2,T8,T9 Yes T2,T8,T9 OUTPUT
irq_o Yes Yes T2,T8,T9 Yes T2,T8,T9 OUTPUT
irq_id_o[0][1:0] Yes Yes T2,T7,T8 Yes T2,T7,T8 OUTPUT
irq_id_o[0][2] Yes Yes T2,T8,T9 Yes T2,T8,T9 OUTPUT
irq_id_o[0][6:3] Yes Yes T2,T7,T8 Yes T2,T7,T8 OUTPUT
irq_id_o[0][7] Yes Yes T2,T8,T9 Yes T2,T8,T9 OUTPUT
msip_o Yes Yes T2,T7,T8 Yes T2,T7,T8 OUTPUT

*Tests covering at least one bit in the range
Branch Coverage for Module : rv_plic
Line No.TotalCoveredPercent
Branches 4 0 0.00
IF 79 2 0 0.00
IF 85 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' or '../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv was not found/opened, so annotated branch coverage report could not be generated.


	LineNo.	Expression
-1-:	79	if (claim_re[i])

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered 



	LineNo.	Expression
-1-:	85	if (complete_we[i])

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

Assert Coverage for Module : rv_plic
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 9 9 100.00 8 88.89
Cover properties 0 0 0
Cover sequences 0 0 0
Total 9 9 100.00 8 88.89



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
FpvSecCmRegWeOnehotCheck_A 10255138 0 0 0
Irq0Tied_A 10255138 10252820 0 0
IrqKnownO_A 10255138 10252820 0 0
MsipKnownO_A 10255138 10252820 0 0
TlAReadyKnownO_A 10255138 10252820 0 0
TlDValidKnownO_A 10255138 10252820 0 0
gen_irq_id_known[0].IrqIdKnownO_A 10255138 10252820 0 0
onehot0Claim 10255138 10252820 0 0
onehot0Complete 10255138 10252820 0 0


FpvSecCmRegWeOnehotCheck_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 0 0 0

Irq0Tied_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

IrqKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

MsipKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

TlAReadyKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

TlDValidKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

gen_irq_id_known[0].IrqIdKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

onehot0Claim
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

onehot0Complete
NameAttemptsReal SuccessesFailuresIncomplete
Total 10255138 10252820 0 0
T13 157387 157223 0 0
T14 157387 157223 0 0
T15 157387 157223 0 0
T29 157387 157223 0 0
T30 157387 157223 0 0
T31 157387 157223 0 0
T32 157387 157223 0 0
T33 157387 157223 0 0
T34 157387 157223 0 0
T35 157387 157223 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%