Unified Coverage Report :: Cond split page

Go back

 LINE       35341
 EXPRESSION (addr_hit[534] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T11
1	1	0	Covered	T51,T50,T121
1	1	1	Covered	T84,T19,T88

 LINE       35344
 EXPRESSION (addr_hit[535] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T52,T11
1	1	0	Covered	T70,T50,T254
1	1	1	Covered	T73,T71,T19

 LINE       35346
 EXPRESSION (addr_hit[536] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T12,T13,T71
1	1	1	Covered	T73,T19,T20

 LINE       35348
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T12,T13,T210
1	1	1	Covered	T72,T70,T75

 LINE       35350
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T11,T94
1	1	0	Covered	T51,T50,T80
1	1	1	Covered	T19,T20,T21

 LINE       35352
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T62
1	1	0	Covered	T12,T70,T81
1	1	1	Covered	T72,T73,T19

 LINE       35354
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T52,T11
1	1	0	Covered	T51,T50,T68
1	1	1	Covered	T76,T70,T19

 LINE       35356
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T61
1	1	0	Covered	T12,T218,T51
1	1	1	Covered	T70,T77,T19

 LINE       35358
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T52
1	1	0	Covered	T85,T51,T68
1	1	1	Covered	T71,T19,T78

 LINE       35360
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T52
1	1	0	Covered	T73,T13,T85
1	1	1	Covered	T79,T19,T80

 LINE       35364
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T52,T11
1	1	0	Covered	T51,T50,T255
1	1	1	Covered	T81,T19,T20

 LINE       35368
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T11,T98
1	1	0	Covered	T218,T74,T214
1	1	1	Covered	T73,T82,T71

 LINE       35372
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T15,T38
1	1	0	Covered	T12,T13,T68
1	1	1	Covered	T73,T81,T19

 LINE       35376
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T52
1	1	0	Covered	T14,T12,T13
1	1	1	Covered	T61,T73,T70

 LINE       35380
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T52
1	1	0	Covered	T14,T84,T85
1	1	1	Covered	T14,T73,T81

 LINE       35384
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T52,T11
1	1	0	Covered	T51,T50,T68
1	1	1	Covered	T79,T19,T83

 LINE       35388
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T52
1	1	0	Covered	T182,T50,T80
1	1	1	Covered	T14,T84,T19

 LINE       35392
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T52
1	1	0	Covered	T12,T73,T74
1	1	1	Covered	T19,T85,T86

 LINE       35394
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T61
1	1	0	Covered	T13,T50,T120
1	1	1	Covered	T19,T20,T87

 LINE       35396
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T11,T98
1	1	0	Covered	T12,T109,T50
1	1	1	Covered	T71,T19,T20

 LINE       35398
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T14,T12,T13
1	1	1	Covered	T70,T19,T20

 LINE       35400
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T11,T98
1	1	0	Covered	T12,T51,T68
1	1	1	Covered	T19,T85,T88

 LINE       35402
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T52
1	1	0	Covered	T124,T225,T210
1	1	1	Covered	T19,T20,T21

 LINE       35404
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T17,T38
1	1	0	Covered	T13,T50,T80
1	1	1	Covered	T14,T84,T19

 LINE       35406
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T52
1	1	0	Covered	T13,T85,T68
1	1	1	Covered	T73,T19,T20

 LINE       35408
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T16,T38
1	1	0	Covered	T74,T121,T256
1	1	1	Covered	T19,T117,T20

 LINE       35411
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T12,T13,T50
1	1	1	Covered	T72,T19,T20

 LINE       35414
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T14,T38,T11
1	1	0	Covered	T13,T85,T86
1	1	1	Covered	T70,T19,T204

 LINE       35417
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T12,T75,T88
1	1	1	Covered	T73,T70,T19

 LINE       35420
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T16,T17,T38
1	1	0	Covered	T12,T77,T13
1	1	1	Covered	T19,T85,T20

 LINE       35423
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T61
1	1	0	Covered	T13,T217,T257
1	1	1	Covered	T19,T20,T21

 LINE       35426
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T13,T51,T87
1	1	1	Covered	T14,T84,T19

 LINE       35429
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T15,T38,T11
1	1	0	Covered	T111,T50,T217
1	1	1	Covered	T19,T20,T21

 LINE       35432
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T14,T61,T62
1	0	1	Covered	T38,T61,T52
1	1	0	Covered	T82,T13,T51
1	1	1	Covered	T14,T73,T19

 LINE       38842
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T15,T16
0	1	Unreachable
1	0	Covered	T19,T20,T21