Unified Coverage Report :: Module :: spi_device

Module : spi_device

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
82.41			82.41

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_spi_device	91.75			91.75

---

Module Instance : tb.dut.top_earlgrey.u_spi_device

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.75			91.75

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.75			91.75

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
79.29	54.12		83.74			100.00	top_earlgrey

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Toggle Coverage for Module : spi_device

	Total	Covered	Percent
Totals	65	48	73.85
Total Bits	432	356	82.41
Total Bits 0->1	216	178	82.41
Total Bits 1->0	216	178	82.41

Ports	65	48	73.85
Port Bits	432	356	82.41
Port Bits 0->1	216	178	82.41
Port Bits 1->0	216	178	82.41

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.d_ready	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[12:0]	Yes	Yes	*T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[15:13]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[16]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[17]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[18]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[29:19]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_o.a_ready	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	OUTPUT
tl_o.d_error	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_user.rsp_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_sink	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_source[5:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T8,T9,T31	Yes	T8,T9,T31	INPUT
alert_rx_i[0].ping_n	No	No		No		INPUT
alert_rx_i[0].ping_p	No	No		No		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T8,T9,T31	Yes	T8,T9,T31	OUTPUT
cio_sck_i	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
cio_csb_i	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
cio_sd_o[3:0]	No	No		No		OUTPUT
cio_sd_en_o[3:0]	No	No		No		OUTPUT
cio_sd_i[3:0]	Yes	Yes	T50,T51,T52	Yes	T50,T53,T54	INPUT
cio_tpm_csb_i	Yes	Yes	T31,T22,T14	Yes	T31,T22,T14	INPUT
passthrough_o.s_en[3:0]	No	No		No		OUTPUT
passthrough_o.s[3:0]	Yes	Yes	T50,T51,T52	Yes	T50,T53,T54	OUTPUT
passthrough_o.csb_en	No	No		No		OUTPUT
passthrough_o.csb	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
passthrough_o.sck_en	No	No		No		OUTPUT
passthrough_o.sck	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
passthrough_o.passthrough_en	Yes	Yes	T21	Yes	T21	OUTPUT
passthrough_i.s[3:0]	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
intr_generic_rx_full_o	Yes	Yes	T10,T13,T11	Yes	T10,T13,T11	OUTPUT
intr_generic_rx_watermark_o	Yes	Yes	T10,T13,T11	Yes	T10,T13,T11	OUTPUT
intr_generic_tx_watermark_o	Yes	Yes	T1,T20,T44	Yes	T1,T20,T44	OUTPUT
intr_generic_rx_error_o	Yes	Yes	T13,T11,T21	Yes	T13,T11,T21	OUTPUT
intr_generic_rx_overflow_o	Yes	Yes	T10,T11	Yes	T10,T11	OUTPUT
intr_generic_tx_underflow_o	Yes	Yes	T11,T21	Yes	T11,T21	OUTPUT
intr_upload_cmdfifo_not_empty_o	Yes	Yes	T13,T11	Yes	T13,T11	OUTPUT
intr_upload_payload_not_empty_o	No	No		No		OUTPUT
intr_upload_payload_overflow_o	Yes	Yes	T13,T11,T21	Yes	T13,T11,T21	OUTPUT
intr_readbuf_watermark_o	Yes	Yes	T13,T21	Yes	T13,T21	OUTPUT
intr_readbuf_flip_o	No	No		No		OUTPUT
intr_tpm_header_not_empty_o	Yes	Yes	T12,T13,T11	Yes	T12,T13,T11	OUTPUT
ram_cfg_i.b_ram_lcfg.cfg[3:0]	No	No		No		INPUT
ram_cfg_i.b_ram_lcfg.cfg_en	No	No		No		INPUT
ram_cfg_i.a_ram_lcfg.cfg[3:0]	No	No		No		INPUT
ram_cfg_i.a_ram_lcfg.cfg_en	No	No		No		INPUT
ram_cfg_i.b_ram_fcfg.cfg[3:0]	No	No		No		INPUT
ram_cfg_i.b_ram_fcfg.cfg_en	No	No		No		INPUT
ram_cfg_i.a_ram_fcfg.cfg[3:0]	No	No		No		INPUT
ram_cfg_i.a_ram_fcfg.cfg_en	No	No		No		INPUT
sck_monitor_o	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
mbist_en_i	Unreachable	Unreachable		Unreachable		INPUT
scan_clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
scan_rst_ni	Unreachable	Unreachable		Unreachable		INPUT
scanmode_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT

*Tests covering at least one bit in the range

Toggle Coverage for Instance : tb.dut.top_earlgrey.u_spi_device

	Total	Covered	Percent
Totals	55	48	87.27
Total Bits	388	356	91.75
Total Bits 0->1	194	178	91.75
Total Bits 1->0	194	178	91.75

Ports	55	48	87.27
Port Bits	388	356	91.75
Port Bits 0->1	194	178	91.75
Port Bits 1->0	194	178	91.75

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction	Exclude Annotation
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.d_ready	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[12:0]	Yes	Yes	*T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[15:13]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[16]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[17]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[18]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[29:19]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T7,*T4,*T5	Yes	T7,T4,T5	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	INPUT
tl_i.a_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	INPUT
tl_o.a_ready	Yes	Yes	T7,T4,T5	Yes	T7,T4,T5	OUTPUT
tl_o.d_error	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_user.rsp_intg[6:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_sink	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_source[5:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T4,*T5,*T6	Yes	T4,T5,T6	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T4,T5,T6	Yes	T4,T5,T6	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T8,T9,T31	Yes	T8,T9,T31	INPUT
alert_rx_i[0].ping_n	No	No		No		INPUT
alert_rx_i[0].ping_p	No	No		No		INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T8,T9,T31	Yes	T8,T9,T31	OUTPUT
cio_sck_i	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
cio_csb_i	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
cio_sd_o[3:0]	No	No		No		OUTPUT
cio_sd_en_o[3:0]	No	No		No		OUTPUT
cio_sd_i[3:0]	Yes	Yes	T50,T51,T52	Yes	T50,T53,T54	INPUT
cio_tpm_csb_i	Yes	Yes	T31,T22,T14	Yes	T31,T22,T14	INPUT
passthrough_o.s_en[3:0]	No	No		No		OUTPUT
passthrough_o.s[3:0]	Yes	Yes	T50,T51,T52	Yes	T50,T53,T54	OUTPUT
passthrough_o.csb_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tied off.
passthrough_o.csb	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
passthrough_o.sck_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tied off.
passthrough_o.sck	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
passthrough_o.passthrough_en	Yes	Yes	T21	Yes	T21	OUTPUT
passthrough_i.s[3:0]	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	INPUT
intr_generic_rx_full_o	Yes	Yes	T10,T13,T11	Yes	T10,T13,T11	OUTPUT
intr_generic_rx_watermark_o	Yes	Yes	T10,T13,T11	Yes	T10,T13,T11	OUTPUT
intr_generic_tx_watermark_o	Yes	Yes	T1,T20,T44	Yes	T1,T20,T44	OUTPUT
intr_generic_rx_error_o	Yes	Yes	T13,T11,T21	Yes	T13,T11,T21	OUTPUT
intr_generic_rx_overflow_o	Yes	Yes	T10,T11	Yes	T10,T11	OUTPUT
intr_generic_tx_underflow_o	Yes	Yes	T11,T21	Yes	T11,T21	OUTPUT
intr_upload_cmdfifo_not_empty_o	Yes	Yes	T13,T11	Yes	T13,T11	OUTPUT
intr_upload_payload_not_empty_o	No	No		No		OUTPUT
intr_upload_payload_overflow_o	Yes	Yes	T13,T11,T21	Yes	T13,T11,T21	OUTPUT
intr_readbuf_watermark_o	Yes	Yes	T13,T21	Yes	T13,T21	OUTPUT
intr_readbuf_flip_o	No	No		No		OUTPUT
intr_tpm_header_not_empty_o	Yes	Yes	T12,T13,T11	Yes	T12,T13,T11	OUTPUT
ram_cfg_i.b_ram_lcfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.b_ram_lcfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.a_ram_lcfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.a_ram_lcfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.b_ram_fcfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.b_ram_fcfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.a_ram_fcfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_cfg_i.a_ram_fcfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
sck_monitor_o	Yes	Yes	T14,T15,T16	Yes	T14,T15,T16	OUTPUT
mbist_en_i	Unreachable	Unreachable		Unreachable		INPUT
scan_clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
scan_rst_ni	Unreachable	Unreachable		Unreachable		INPUT
scanmode_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT

*Tests covering at least one bit in the range