Unified Coverage Report :: Module Instance :: tb.dut.top_earlgrey.u_edn1.u_edn_core.gen_ep_blk[6].u_prim_packer_fifo_ep

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_packer_fifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
53.31	81.82	60.00			71.43	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
53.31	81.82	60.00			71.43	0.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
35.19	50.00	30.77			60.00	0.00	u_edn_if

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_packer_fifo

	Line No.	Total	Covered	Percent
TOTAL		22	18	81.82
ALWAYS	81	7	7	100.00
CONT_ASSIGN	93	0	0
CONT_ASSIGN	95	1	0	0.00
ALWAYS	126	3	3	100.00
CONT_ASSIGN	135	1	0	0.00
CONT_ASSIGN	136	1	1	100.00
CONT_ASSIGN	137	1	1	100.00
CONT_ASSIGN	138	1	1	100.00
CONT_ASSIGN	139	1	0	0.00
CONT_ASSIGN	141	1	1	100.00
CONT_ASSIGN	146	1	1	100.00
CONT_ASSIGN	150	1	1	100.00
CONT_ASSIGN	155	1	1	100.00
CONT_ASSIGN	156	1	0	0.00
CONT_ASSIGN	157	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
81	1	1
82	1	1
83	1	1
84	1	1
86	1	1
87	1	1
88	1	1
93		unreachable
95	0	1
126	1	1
127	1	1
129	1	1
135	0	1
136	1	1
137	1	1
138	1	1
139	0	1
141	1	1
146	1	1
150	1	1
155	1	1
156	0	1
157	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_packer_fifo

	Total	Covered	Percent
Conditions	40	24	60.00
Logical	40	24	60.00
Non-Logical	0	0
Event	0	0

 LINE       136
 EXPRESSION ((rready_i && (depth_q == gen_unpack_mode.lsb_is_one)) || clr_q)
             --------------------------1--------------------------    --2--

-1-	-2-	Status	Tests
0	0	Covered	T14,T15,T16
0	1	Covered	T14,T15,T16
1	0	Not Covered

 LINE       136
 SUB-EXPRESSION (rready_i && (depth_q == gen_unpack_mode.lsb_is_one))
                 ----1---    -------------------2-------------------

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Covered	T14,T15,T16
1	1	Not Covered

 LINE       136
 SUB-EXPRESSION (depth_q == gen_unpack_mode.lsb_is_one)
                -------------------1-------------------

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Not Covered

 LINE       137
 EXPRESSION (((ClearOnRead && clear_status)) || clr_q)
             ---------------1---------------    --2--

-1-	-2-	Status	Tests
0	0	Covered	T14,T15,T16
0	1	Covered	T14,T15,T16
1	0	Unreachable

 LINE       138
 EXPRESSION (wvalid_i && wready_o)
             ----1---    ----2---

-1-	-2-	Status	Tests
0	1	Covered	T14,T15,T16
1	0	Not Covered
1	1	Not Covered

 LINE       139
 EXPRESSION (rvalid_o && rready_i)
             ----1---    ----2---

-1-	-2-	Status	Tests
0	1	Covered	T14,T15,T16
1	0	Unreachable
1	1	Not Covered

 LINE       141
 EXPRESSION (clear_status ? '0 : (load_data ? gen_unpack_mode.max_value : (gen_unpack_mode.pull_data ? ((depth_q - 1)) : depth_q)))
             ------1-----

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Covered	T14,T15,T16

 LINE       141
 SUB-EXPRESSION (load_data ? gen_unpack_mode.max_value : (gen_unpack_mode.pull_data ? ((depth_q - 1)) : depth_q))
                 ----1----

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Not Covered

 LINE       141
 SUB-EXPRESSION (gen_unpack_mode.pull_data ? ((depth_q - 1)) : depth_q)
                 ------------1------------

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Not Covered

 LINE       146
 EXPRESSION (clear_status ? '0 : (gen_unpack_mode.pull_data ? ((gen_unpack_mode.ptr_q + 1)) : gen_unpack_mode.ptr_q))
             ------1-----

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Covered	T14,T15,T16

 LINE       146
 SUB-EXPRESSION (gen_unpack_mode.pull_data ? ((gen_unpack_mode.ptr_q + 1)) : gen_unpack_mode.ptr_q)
                 ------------1------------

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Not Covered

 LINE       150
 EXPRESSION (clear_data ? '0 : (load_data ? wdata_i : data_q))
             -----1----

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Covered	T14,T15,T16

 LINE       150
 SUB-EXPRESSION (load_data ? wdata_i : data_q)
                 ----1----

-1-	Status	Tests
0	Covered	T14,T15,T16
1	Not Covered

 LINE       155
 EXPRESSION ((depth_q == '0) && ((!clr_q)))
             -------1-------    -----2----

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T14,T15,T16
1	1	Covered	T14,T15,T16

 LINE       155
 SUB-EXPRESSION (depth_q == '0)
                -------1-------

-1-	Status	Tests
0	Not Covered
1	Covered	T14,T15,T16

 LINE       157
 EXPRESSION (( ! (depth_q == '0) ) && ((!clr_q)))
             ----------1----------    -----2----

-1-	-2-	Status	Tests
0	1	Covered	T14,T15,T16
1	0	Not Covered
1	1	Not Covered

 LINE       157
 SUB-EXPRESSION ( ! (depth_q == '0) )
                    -------1-------

-1-	Status	Tests
0	Not Covered
1	Covered	T14,T15,T16

 LINE       157
 SUB-EXPRESSION (depth_q == '0)
                -------1-------

-1-	Status	Tests
0	Not Covered
1	Covered	T14,T15,T16

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_packer_fifo

	Line No.	Total	Covered	Percent
Branches		14	10	71.43
TERNARY	141	4	2	50.00
TERNARY	146	3	2	66.67
TERNARY	150	3	2	66.67
IF	81	2	2	100.00
IF	126	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	141	(clear_status) ? 
-2-:	141	(load_data) ? 
-3-:	141	(gen_unpack_mode.pull_data) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T14,T15,T16
0	1	-	Not Covered
0	0	1	Not Covered
0	0	0	Covered	T14,T15,T16

	LineNo.	Expression
-1-:	146	(clear_status) ? 
-2-:	146	(gen_unpack_mode.pull_data) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T14,T15,T16
0	1	Not Covered
0	0	Covered	T14,T15,T16

	LineNo.	Expression
-1-:	150	(clear_data) ? 
-2-:	150	(load_data) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T14,T15,T16
0	1	Not Covered
0	0	Covered	T14,T15,T16

	LineNo.	Expression
-1-:	81	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T15,T16
0	Covered	T14,T15,T16

	LineNo.	Expression
-1-:	126	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T15,T16
0	Covered	T14,T15,T16

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_packer_fifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	0	0.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	0	0.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataOStableWhenPending_A	5117576	0	0	11
ValidOPairedWithReadyI_A	5117576	0	0	0

DataOStableWhenPending_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	5117576	0	0	11

ValidOPairedWithReadyI_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	5117576	0	0	0