Unified Coverage Report :: Module :: pinmux_strap_sampling

Module : pinmux_strap_sampling

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.93	96.37	100.00			93.22	94.12

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_strap_sampling.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling	95.93	96.37	100.00			93.22	94.12

---

Module Instance : tb.dut.top_earlgrey.u_pinmux_aon.u_pinmux_strap_sampling

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.93	96.37	100.00			93.22	94.12

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.53	89.90	95.65			94.81	97.78

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
70.77	92.32	50.23	96.08		34.45	80.77	u_pinmux_aon

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_pinmux_jtag_buf_dft	0.00	0.00
u_pinmux_jtag_buf_lc	0.00	0.00
u_pinmux_jtag_buf_rv	100.00	100.00
u_por_scanmode_sync	100.00						100.00
u_prim_lc_or_hardened	100.00	100.00	100.00				100.00
u_prim_lc_sender_pinmux_hw_debug_en	100.00	100.00				100.00
u_prim_lc_sync_lc_check_byp_en	81.25	43.75				100.00	100.00
u_prim_lc_sync_lc_dft_en	100.00	100.00				100.00	100.00
u_prim_lc_sync_lc_escalate_en	81.25	43.75				100.00	100.00
u_prim_lc_sync_lc_hw_debug_en	100.00	100.00				100.00	100.00
u_prim_lc_sync_pinmux_hw_debug_en	100.00	100.00					100.00
u_rst_por_aon_n_mux	85.19	100.00	55.56				100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : pinmux_strap_sampling

	Line No.	Total	Covered	Percent
TOTAL		303	292	96.37
CONT_ASSIGN	132	1	1	100.00
CONT_ASSIGN	133	1	1	100.00
CONT_ASSIGN	153	1	0	0.00
CONT_ASSIGN	157	1	1	100.00
CONT_ASSIGN	186	1	1	100.00
CONT_ASSIGN	228	1	1	100.00
CONT_ASSIGN	230	1	1	100.00
CONT_ASSIGN	234	1	1	100.00
CONT_ASSIGN	238	1	1	100.00
CONT_ASSIGN	239	1	1	100.00
CONT_ASSIGN	240	1	0	0.00
CONT_ASSIGN	257	1	1	100.00
ALWAYS	260	9	9	100.00
ALWAYS	281	9	9	100.00
CONT_ASSIGN	306	1	1	100.00
ALWAYS	310	17	10	58.82
CONT_ASSIGN	369	1	1	100.00
CONT_ASSIGN	370	1	1	100.00
CONT_ASSIGN	371	1	1	100.00
CONT_ASSIGN	394	1	1	100.00
CONT_ASSIGN	394	1	1	100.00
CONT_ASSIGN	394	1	1	100.00
CONT_ASSIGN	394	1	1	100.00
CONT_ASSIGN	394	1	1	100.00
CONT_ASSIGN	398	1	1	100.00
CONT_ASSIGN	399	1	1	100.00
CONT_ASSIGN	402	1	1	100.00
CONT_ASSIGN	402	1	1	100.00
CONT_ASSIGN	402	1	1	100.00
CONT_ASSIGN	402	1	1	100.00
CONT_ASSIGN	403	1	1	100.00
CONT_ASSIGN	403	1	1	100.00
CONT_ASSIGN	403	1	1	100.00
CONT_ASSIGN	403	1	1	100.00
CONT_ASSIGN	408	1	1	100.00
CONT_ASSIGN	408	1	1	100.00
CONT_ASSIGN	408	1	1	100.00
CONT_ASSIGN	408	1	1	100.00
CONT_ASSIGN	408	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	411	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	412	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	0	0.00
CONT_ASSIGN	413	1	0	0.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	413	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	414	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_strap_sampling.sv' or '../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_strap_sampling.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
132	1	1
133	1	1
153	0	1
157	1	1
186	1	1
228	1	1
230	1	1
234	1	1
238	1	1
239	1	1
240	0	1
257	1	1
260	1	1
261	1	1
262	1	1
266	1	1
267	1	1
			MISSING_ELSE
272	1	1
273	1	1
274	1	1
275	1	1
			MISSING_ELSE
			MISSING_ELSE
281	1	1
282	1	1
283	1	1
284	1	1
285	1	1
287	1	1
288	1	1
289	1	1
290	1	1
306	1	1
310	1	1
313	1	1
314	1	1
315	1	1
317	1	1
319	1	1
321	0	1
322	0	1
323	0	1
326	1	1
327	1	1
328	1	1
329	1	1
			==> MISSING_ELSE
333	0	1
334	0	1
335	0	1
336	0	1
			==> MISSING_ELSE
369	1	1
370	1	1
371	1	1
394	5	5
398	1	1
399	1	1
402	4	4
403	4	4
408	5	5
411	58	58
412	58	58
413	56	58
414	58	58

---

Cond Coverage for Module : pinmux_strap_sampling

	Total	Covered	Percent
Conditions	55	55	100.00
Logical	55	55	100.00
Non-Logical	0	0
Event	0	0

 LINE       228
 EXPRESSION (lc_strap_sample_en ? in_padring_i[30] : tap_strap_q[0])
             ---------1--------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       230
 EXPRESSION (rv_strap_sample_en ? in_padring_i[27] : tap_strap_q[1])
             ---------1--------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       234
 EXPRESSION (dft_strap_sample_en ? ({in_padring_i[26], in_padring_i[25]}) : dft_strap_q)
             ---------1---------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       238
 EXPRESSION (dft_strap_sample_en | dft_strap_valid_q)
             ---------1---------   --------2--------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T24,T27,T25
1	0	Covered	T24,T27,T25

 LINE       266
 EXPRESSION (strap_en_q && tap_sampling_en)
             -----1----    -------2-------

-1-	-2-	Status	Tests
0	1	Covered	T24,T27,T25
1	0	Covered	T1,T2,T3
1	1	Covered	T24,T27,T25

 LINE       272
 EXPRESSION (strap_en_q || tap_sampling_en)
             -----1----    -------2-------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T24,T27,T25
1	0	Covered	T1,T2,T3

 LINE       394
 EXPRESSION (jtag_en ? 1'b0 : in_padring_i[35])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       394
 EXPRESSION (jtag_en ? 1'b0 : in_padring_i[36])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       394
 EXPRESSION (jtag_en ? 1'b0 : in_padring_i[37])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       394
 EXPRESSION (jtag_en ? 1'b0 : in_padring_i[38])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       394
 EXPRESSION (jtag_en ? 1'b0 : in_padring_i[39])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       398
 EXPRESSION (jtag_en ? jtag_rsp.tdo : out_core_i[36])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       399
 EXPRESSION (jtag_en ? jtag_rsp.tdo_oe : oe_core_i[36])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       402
 EXPRESSION (jtag_en ? 1'b0 : out_core_i[35])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       402
 EXPRESSION (jtag_en ? 1'b0 : out_core_i[37])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       402
 EXPRESSION (jtag_en ? 1'b0 : out_core_i[38])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       402
 EXPRESSION (jtag_en ? 1'b0 : out_core_i[39])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       403
 EXPRESSION (jtag_en ? 1'b0 : oe_core_i[35])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       403
 EXPRESSION (jtag_en ? 1'b0 : oe_core_i[37])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       403
 EXPRESSION (jtag_en ? 1'b0 : oe_core_i[38])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       403
 EXPRESSION (jtag_en ? 1'b0 : oe_core_i[39])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       408
 EXPRESSION (jtag_en ? '0 : attr_core_i[35])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       408
 EXPRESSION (jtag_en ? '0 : attr_core_i[36])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       408
 EXPRESSION (jtag_en ? '0 : attr_core_i[37])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       408
 EXPRESSION (jtag_en ? '0 : attr_core_i[38])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

 LINE       408
 EXPRESSION (jtag_en ? '0 : attr_core_i[39])
             ---1---

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T24,T27,T25

---

Branch Coverage for Module : pinmux_strap_sampling

	Line No.	Total	Covered	Percent
Branches		59	55	93.22
TERNARY	228	2	2	100.00
TERNARY	230	2	2	100.00
TERNARY	234	2	2	100.00
TERNARY	394	2	2	100.00
TERNARY	408	2	2	100.00
TERNARY	402	2	2	100.00
TERNARY	403	2	2	100.00
TERNARY	394	2	2	100.00
TERNARY	408	2	2	100.00
TERNARY	398	2	2	100.00
TERNARY	399	2	2	100.00
TERNARY	394	2	2	100.00
TERNARY	408	2	2	100.00
TERNARY	402	2	2	100.00
TERNARY	403	2	2	100.00
TERNARY	394	2	2	100.00
TERNARY	408	2	2	100.00
TERNARY	402	2	2	100.00
TERNARY	403	2	2	100.00
TERNARY	394	2	2	100.00
TERNARY	408	2	2	100.00
TERNARY	402	2	2	100.00
TERNARY	403	2	2	100.00
IF	266	2	2	100.00
IF	272	3	3	100.00
IF	281	2	2	100.00
CASE	319	6	2	33.33

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_strap_sampling.sv' or '../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_strap_sampling.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	228	(lc_strap_sample_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	230	(rv_strap_sample_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	234	(dft_strap_sample_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	394	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	408	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	402	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	403	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	394	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	408	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	398	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	399	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	394	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	408	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	402	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	403	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	394	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	408	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	402	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	403	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	394	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	408	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	402	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	403	(jtag_en) ? 

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	266	if ((strap_en_q && tap_sampling_en))

Branches:

-1-	Status	Tests
1	Covered	T24,T27,T25
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	272	if ((strap_en_q || tap_sampling_en))
-2-:	274	if (lc_ctrl_pkg::lc_tx_test_true_strict(pinmux_hw_debug_en[HwDebugEnSample]))

Branches:

-1-	-2-	Status	Tests
1	1	Covered	T24,T27,T25
1	0	Covered	T1,T2,T3
0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	281	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	319	case (tap_strap)
-2-:	326	if (lc_ctrl_pkg::lc_tx_test_true_strict(pinmux_hw_debug_en[HwDebugEnTapSel]))
-3-:	333	if (lc_ctrl_pkg::lc_tx_test_true_strict(lc_dft_en[DftEnTapSel]))

Branches:

-1-	-2-	-3-	Status	Tests
LcTapSel	-	-	Not Covered
RvTapSel	1	-	Covered	T24,T27,T25
RvTapSel	0	-	Not Covered
DftTapSel	-	1	Not Covered
DftTapSel	-	0	Not Covered
default	-	-	Covered	T1,T2,T3

---

Assert Coverage for Module : pinmux_strap_sampling

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	17	17	100.00	16	94.12
Cover properties	0	0		0
Cover sequences	0	0		0
Total	17	17	100.00	16	94.12

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DftTapOff0_A	1954207	107001	0	32
LcHwDebugEnClear_A	1954207	0	0	0
LcHwDebugEnSetRev0_A	1954207	6	0	16
LcHwDebugEnSetRev1_A	1954207	6	0	16
LcHwDebugEnSet_A	1954207	6	0	0
RvTapOff0_A	1954207	10	0	32
RvTapOff1_A	1954207	109561	0	0
TapStrapKnown_A	1954207	1938136	0	0
dft_strap0_idxRange_A	16	16	0	0
dft_strap1_idxRange_A	16	16	0	0
tap_strap0_idxRange_A	16	16	0	0
tap_strap1_idxRange_A	16	16	0	0
tck_idxRange_A	16	16	0	0
tdi_idxRange_A	16	16	0	0
tdo_idxRange_A	16	16	0	0
tms_idxRange_A	16	16	0	0
trst_idxRange_A	16	16	0	0

DftTapOff0_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	107001	0	32
T1	9951	9172	0	2
T2	10628	9372	0	2
T3	10410	9153	0	2
T4	10295	9194	0	2
T5	9886	9173	0	2
T6	10409	9198	0	2
T7	10436	9238	0	2
T8	10115	9277	0	2
T9	10478	9294	0	2
T10	10320	9271	0	2

LcHwDebugEnClear_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	0	0	0

LcHwDebugEnSetRev0_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	6	0	16
T24	264552	1	0	1
T25	265690	1	0	1
T26	265975	1	0	1
T27	234440	1	0	1
T28	404570	1	0	1
T29	416052	1	0	1

LcHwDebugEnSetRev1_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	6	0	16
T24	264552	1	0	1
T25	265690	1	0	1
T26	265975	1	0	1
T27	234440	1	0	1
T28	404570	1	0	1
T29	416052	1	0	1

LcHwDebugEnSet_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	6	0	0
T24	264552	1	0	0
T25	265690	1	0	0
T26	265975	1	0	0
T27	234440	1	0	0
T28	404570	1	0	0
T29	416052	1	0	0

RvTapOff0_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	10	0	32
T1	9951	1	0	2
T2	10628	1	0	2
T3	10410	1	0	2
T4	10295	1	0	2
T5	9886	1	0	2
T6	10409	1	0	2
T7	10436	1	0	2
T8	10115	1	0	2
T9	10478	1	0	2
T10	10320	1	0	2

RvTapOff1_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	109561	0	0
T1	9951	9176	0	0
T2	10628	9376	0	0
T3	10410	9157	0	0
T4	10295	9198	0	0
T5	9886	9177	0	0
T6	10409	9202	0	0
T7	10436	9242	0	0
T8	10115	9281	0	0
T9	10478	9298	0	0
T10	10320	9275	0	0

TapStrapKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1954207	1938136	0	0
T1	9951	9176	0	0
T2	10628	9376	0	0
T3	10410	9157	0	0
T4	10295	9198	0	0
T5	9886	9177	0	0
T6	10409	9202	0	0
T7	10436	9242	0	0
T8	10115	9281	0	0
T9	10478	9298	0	0
T10	10320	9275	0	0

dft_strap0_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

dft_strap1_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tap_strap0_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tap_strap1_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tck_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tdi_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tdo_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

tms_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

trst_idxRange_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	16	16	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0