Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 3804125 1 T11 780 T12 16458 T13 2393
values[2] 768016 1 T11 247 T12 2944 T13 620
values[3] 110985 1 T11 13 T12 327 T31 1
values[4] 59037 1 T12 177 T30 17 T85 73
values[5] 39043 1 T12 148 T30 17 T85 53
values[6] 29050 1 T12 125 T30 17 T85 56
values[7] 23411 1 T12 112 T30 17 T85 53
values[8] 19062 1 T12 88 T30 17 T85 34
values[9] 17046 1 T12 75 T30 17 T85 26
values[10] 15632 1 T12 68 T30 17 T85 17
values[11] 14234 1 T12 49 T30 17 T85 20
values[12] 13383 1 T12 60 T30 17 T85 25
values[13] 12490 1 T12 29 T30 17 T85 30
values[14] 11767 1 T12 20 T30 17 T85 29
values[15] 11384 1 T12 35 T30 17 T85 34
values[16] 10937 1 T12 41 T30 17 T85 29
values[17] 10649 1 T12 28 T30 17 T85 14
values[18] 10059 1 T12 13 T30 17 T85 23
values[19] 10005 1 T12 30 T30 18 T85 20
values[20] 9256 1 T12 38 T30 17 T85 5
values[21] 9063 1 T12 25 T30 17 T85 10
values[22] 8970 1 T12 7 T30 17 T85 17
values[23] 8855 1 T12 13 T30 18 T85 15
values[24] 8528 1 T12 18 T30 17 T85 19
values[25] 7993 1 T12 15 T30 17 T85 16
values[26] 7752 1 T12 8 T30 17 T85 9
values[27] 7586 1 T12 5 T30 17 T85 6
values[28] 7197 1 T12 3 T30 17 T85 10
values[29] 6524 1 T12 2 T30 17 T85 11
values[30] 6347 1 T12 1 T30 17 T85 7
values[31] 5680 1 T12 4 T30 17 T85 6
values[32] 5378 1 T12 4 T30 17 T85 6
values[33] 5153 1 T12 3 T30 17 T85 7
values[34] 4824 1 T12 1 T30 18 T85 16
values[35] 4510 1 T12 3 T30 17 T85 22
values[36] 4245 1 T12 1 T30 18 T85 14
values[37] 4023 1 T12 2 T30 17 T85 10
values[38] 3838 1 T12 1 T30 17 T85 4
values[39] 3650 1 T12 4 T30 17 T85 16
values[40] 3583 1 T12 3 T30 17 T85 13
values[41] 3504 1 T12 3 T30 17 T85 6
values[42] 3355 1 T12 3 T30 17 T85 6
values[43] 3422 1 T12 7 T30 19 T85 2
values[44] 3266 1 T12 12 T30 17 T85 1
values[45] 3290 1 T12 7 T30 17 T85 3
values[46] 3245 1 T12 5 T30 18 T85 5
values[47] 3078 1 T12 5 T30 18 T85 3
values[48] 3092 1 T12 4 T30 17 T85 1
values[49] 3038 1 T12 1 T30 19 T85 7
values[50] 2993 1 T12 5 T30 17 T85 7
values[51] 2949 1 T12 2 T30 18 T85 2
values[52] 2810 1 T12 1 T30 17 T85 1
values[53] 2807 1 T12 1 T30 17 T85 1
values[54] 2863 1 T12 1 T30 17 T85 2
values[55] 2772 1 T12 3 T30 17 T85 1
values[56] 2704 1 T12 4 T30 17 T85 1
values[57] 2669 1 T12 1 T30 17 T85 4
values[58] 2699 1 T12 3 T30 17 T85 2
values[59] 2598 1 T12 1 T30 17 T85 1
values[60] 2678 1 T12 2 T30 17 T85 1
values[61] 2933 1 T12 2 T30 17 T85 1
values[62] 4767 1 T12 1 T30 18 T85 1
values[63] 18746 1 T12 12 T30 17 T85 4
values[64] 211710 1 T12 88 T30 2912 T85 126


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 4886168 1 T11 725 T12 19448 T13 2461
values[2] 801369 1 T11 199 T12 2510 T13 629
values[3] 76649 1 T11 58 T12 190 T13 13
values[4] 13104 1 T11 18 T12 13 T30 78
values[5] 4800 1 T11 2 T12 12 T30 27
values[6] 2945 1 T12 16 T30 13 T85 2
values[7] 2300 1 T12 31 T30 4 T85 2
values[8] 2045 1 T12 27 T30 1 T85 1
values[9] 1884 1 T12 27 T30 1 T85 2
values[10] 1748 1 T12 33 T30 1 T85 4
values[11] 1571 1 T12 19 T30 1 T85 7
values[12] 1438 1 T12 11 T30 1 T85 2
values[13] 1392 1 T12 7 T30 1 T85 1
values[14] 1331 1 T12 1 T30 1 T85 3
values[15] 1285 1 T12 3 T30 1 T85 1
values[16] 1117 1 T12 1 T30 1 T85 1
values[17] 1111 1 T12 1 T30 1 T85 1
values[18] 993 1 T12 3 T30 1 T85 3
values[19] 981 1 T12 2 T30 1 T85 1
values[20] 950 1 T12 2 T30 1 T85 3
values[21] 902 1 T12 7 T30 1 T85 1
values[22] 831 1 T30 1 T85 3 T58 3
values[23] 805 1 T30 1 T85 2 T58 4
values[24] 838 1 T30 1 T85 3 T58 4
values[25] 728 1 T30 1 T85 1 T58 4
values[26] 705 1 T30 1 T85 1 T58 2
values[27] 747 1 T30 1 T85 1 T58 6
values[28] 726 1 T30 1 T85 4 T58 4
values[29] 772 1 T30 1 T85 5 T58 4
values[30] 744 1 T30 1 T85 2 T58 7
values[31] 680 1 T30 1 T85 3 T58 8
values[32] 679 1 T30 1 T85 2 T58 13
values[33] 638 1 T30 1 T85 2 T58 10
values[34] 637 1 T30 1 T85 1 T58 6
values[35] 584 1 T30 1 T85 3 T58 5
values[36] 528 1 T30 1 T85 1 T58 11
values[37] 489 1 T30 1 T85 1 T58 3
values[38] 492 1 T30 1 T85 1 T58 3
values[39] 485 1 T30 1 T85 3 T58 3
values[40] 521 1 T30 1 T85 2 T58 3
values[41] 475 1 T30 1 T85 3 T58 3
values[42] 447 1 T30 1 T85 1 T58 3
values[43] 412 1 T30 1 T85 2 T58 8
values[44] 436 1 T30 1 T85 1 T58 6
values[45] 440 1 T30 1 T85 2 T58 14
values[46] 476 1 T30 1 T85 2 T58 14
values[47] 459 1 T30 1 T85 1 T58 7
values[48] 454 1 T30 1 T85 2 T58 5
values[49] 408 1 T30 1 T85 1 T58 3
values[50] 407 1 T30 1 T85 1 T58 3
values[51] 411 1 T30 1 T85 1 T58 3
values[52] 415 1 T30 1 T85 1 T58 3
values[53] 344 1 T30 1 T85 1 T58 8
values[54] 361 1 T30 1 T85 1 T58 3
values[55] 371 1 T30 1 T85 2 T58 4
values[56] 359 1 T30 1 T85 1 T58 2
values[57] 350 1 T30 1 T85 1 T58 4
values[58] 336 1 T30 1 T85 2 T58 2
values[59] 341 1 T30 1 T85 1 T58 8
values[60] 359 1 T30 1 T85 3 T58 5
values[61] 381 1 T30 1 T85 7 T58 10
values[62] 692 1 T30 1 T85 1 T58 14
values[63] 3156 1 T30 1 T85 10 T58 22
values[64] 20937 1 T30 190 T85 87 T58 55


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 636605 1 T11 7 T12 936 T13 20
values[2] 2712789 1 T11 91 T12 7155 T13 2226
values[3] 1156463 1 T11 649 T12 11367 T13 569
values[4] 156261 1 T11 175 T12 681 T13 1
values[5] 79674 1 T11 7 T12 353 T30 17
values[6] 49871 1 T12 186 T30 17 T85 60
values[7] 35594 1 T12 165 T30 17 T85 41
values[8] 27877 1 T12 137 T30 17 T85 35
values[9] 22840 1 T12 94 T30 17 T85 35
values[10] 20067 1 T12 51 T30 17 T85 41
values[11] 18257 1 T12 52 T30 17 T85 41
values[12] 16832 1 T12 52 T30 17 T85 26
values[13] 15504 1 T12 51 T30 17 T85 32
values[14] 14618 1 T12 29 T30 17 T85 27
values[15] 14225 1 T12 36 T30 17 T85 18
values[16] 13745 1 T12 35 T30 17 T85 13
values[17] 12705 1 T12 35 T30 17 T85 9
values[18] 12123 1 T12 33 T30 17 T85 11
values[19] 11865 1 T12 33 T30 17 T85 14
values[20] 11297 1 T12 35 T30 17 T85 14
values[21] 10740 1 T12 28 T30 17 T85 14
values[22] 10423 1 T12 34 T30 17 T85 15
values[23] 10179 1 T12 13 T30 17 T85 21
values[24] 9662 1 T12 20 T30 17 T85 26
values[25] 9333 1 T12 22 T30 17 T85 43
values[26] 8754 1 T12 23 T30 17 T85 19
values[27] 8100 1 T12 31 T30 17 T85 26
values[28] 7889 1 T12 20 T30 17 T85 19
values[29] 7590 1 T12 14 T30 17 T85 9
values[30] 7008 1 T12 13 T30 17 T85 5
values[31] 6502 1 T12 5 T30 17 T85 3
values[32] 6117 1 T12 13 T30 18 T85 4
values[33] 5722 1 T12 5 T30 17 T85 6
values[34] 5296 1 T12 7 T30 17 T85 18
values[35] 5074 1 T12 16 T30 17 T85 13
values[36] 4833 1 T12 7 T30 17 T85 6
values[37] 4514 1 T12 4 T30 17 T85 3
values[38] 4329 1 T12 6 T30 17 T85 3
values[39] 4075 1 T12 1 T30 17 T85 3
values[40] 4070 1 T12 1 T30 17 T85 5
values[41] 3949 1 T12 2 T30 17 T85 5
values[42] 3923 1 T12 3 T30 17 T85 7
values[43] 3759 1 T12 1 T30 17 T85 2
values[44] 3716 1 T12 1 T30 17 T85 2
values[45] 3494 1 T12 1 T30 17 T85 6
values[46] 3519 1 T12 2 T30 19 T85 5
values[47] 3406 1 T12 1 T30 17 T85 3
values[48] 3385 1 T12 1 T30 17 T85 2
values[49] 3357 1 T12 2 T30 17 T85 2
values[50] 3249 1 T12 2 T30 19 T85 1
values[51] 3333 1 T12 3 T30 17 T85 2
values[52] 3238 1 T12 2 T30 17 T85 5
values[53] 3237 1 T12 1 T30 17 T85 2
values[54] 3206 1 T12 1 T30 17 T85 1
values[55] 3133 1 T12 1 T30 17 T85 1
values[56] 3072 1 T12 1 T30 20 T85 2
values[57] 2967 1 T12 2 T30 17 T85 2
values[58] 2860 1 T12 1 T30 17 T85 1
values[59] 2821 1 T12 3 T30 17 T85 2
values[60] 2861 1 T12 7 T30 17 T85 2
values[61] 3072 1 T12 5 T30 17 T85 2
values[62] 4707 1 T12 2 T30 17 T85 1
values[63] 20918 1 T12 4 T30 245 T85 1
values[64] 201030 1 T12 15 T30 2773 T85 86

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%