dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 143433 1 T77 229 T81 27 T82 131
values[2] 9727 1 T81 1 T82 1 T231 1
values[3] 3909 1 T491 2 T425 62 T745 1
values[4] 2519 1 T491 5 T425 30 T403 5
values[5] 1578 1 T491 14 T425 11 T403 5
values[6] 1095 1 T491 13 T425 5 T403 4
values[7] 822 1 T491 9 T425 5 T403 7
values[8] 605 1 T491 1 T425 8 T403 9
values[9] 520 1 T491 3 T425 1 T403 4
values[10] 460 1 T491 6 T403 17 T405 1
values[11] 459 1 T491 5 T403 6 T405 1
values[12] 463 1 T491 2 T403 2 T405 1
values[13] 404 1 T491 1 T405 1 T746 11
values[14] 382 1 T491 2 T405 1 T746 3
values[15] 420 1 T491 1 T405 1 T746 5
values[16] 385 1 T491 1 T405 1 T746 9
values[17] 375 1 T491 2 T405 1 T746 26
values[18] 391 1 T491 1 T405 1 T746 22
values[19] 396 1 T491 2 T405 1 T746 25
values[20] 368 1 T491 2 T405 1 T746 13
values[21] 478 1 T491 4 T405 1 T746 16
values[22] 340 1 T491 2 T405 1 T746 15
values[23] 404 1 T491 2 T405 1 T746 6
values[24] 345 1 T491 2 T405 1 T747 16
values[25] 387 1 T491 9 T405 1 T747 9
values[26] 423 1 T491 7 T405 1 T747 32
values[27] 372 1 T491 2 T405 1 T747 24
values[28] 388 1 T491 2 T405 1 T747 14
values[29] 344 1 T491 4 T405 1 T747 12
values[30] 345 1 T491 3 T405 1 T747 19
values[31] 385 1 T491 1 T405 1 T747 21
values[32] 395 1 T491 1 T405 1 T747 15
values[33] 373 1 T491 3 T405 1 T747 10
values[34] 348 1 T491 2 T405 1 T747 9
values[35] 424 1 T491 2 T405 1 T747 23
values[36] 398 1 T491 1 T405 1 T747 15
values[37] 381 1 T491 3 T405 1 T747 44
values[38] 399 1 T491 5 T405 1 T747 16
values[39] 395 1 T491 5 T405 1 T747 12
values[40] 335 1 T491 5 T405 1 T747 17
values[41] 344 1 T491 4 T405 1 T747 13
values[42] 384 1 T491 3 T405 1 T747 18
values[43] 327 1 T491 5 T405 1 T747 36
values[44] 341 1 T491 5 T405 1 T747 10
values[45] 355 1 T491 3 T405 1 T747 28
values[46] 284 1 T491 8 T405 1 T747 11
values[47] 306 1 T491 14 T405 1 T747 18
values[48] 313 1 T491 9 T405 1 T747 11
values[49] 340 1 T491 2 T405 1 T747 20
values[50] 291 1 T491 1 T405 1 T747 10
values[51] 337 1 T491 4 T405 1 T747 23
values[52] 343 1 T491 4 T405 1 T747 8
values[53] 293 1 T491 1 T405 1 T747 18
values[54] 295 1 T491 4 T405 1 T747 7
values[55] 249 1 T491 1 T405 1 T747 11
values[56] 266 1 T491 4 T405 1 T747 3
values[57] 229 1 T491 2 T405 1 T747 4
values[58] 235 1 T491 3 T405 1 T402 4
values[59] 226 1 T491 1 T405 1 T402 10
values[60] 200 1 T491 2 T405 1 T402 5
values[61] 224 1 T491 3 T405 1 T402 3
values[62] 184 1 T491 10 T405 1 T402 5
values[63] 214 1 T491 7 T405 1 T402 4
values[64] 215 1 T491 6 T405 1 T402 5
values[65] 219 1 T491 1 T405 1 T402 6
values[66] 185 1 T491 6 T405 1 T402 4
values[67] 176 1 T491 9 T405 1 T402 8
values[68] 149 1 T491 7 T405 1 T402 6
values[69] 177 1 T491 6 T405 1 T402 19
values[70] 138 1 T491 1 T405 1 T402 3
values[71] 136 1 T491 1 T405 1 T402 8
values[72] 119 1 T491 3 T405 1 T402 6
values[73] 113 1 T491 2 T405 1 T402 5
values[74] 123 1 T491 4 T405 2 T402 10
values[75] 138 1 T491 14 T405 1 T402 13
values[76] 97 1 T491 13 T405 1 T748 1
values[77] 79 1 T491 6 T405 1 T748 1
values[78] 82 1 T491 8 T405 1 T748 1
values[79] 89 1 T491 8 T405 1 T748 1
values[80] 85 1 T491 4 T405 1 T748 1
values[81] 83 1 T491 1 T405 1 T748 1
values[82] 104 1 T491 2 T405 1 T748 1
values[83] 89 1 T491 1 T405 1 T748 1
values[84] 108 1 T491 3 T405 1 T748 1
values[85] 85 1 T491 3 T405 1 T748 1
values[86] 108 1 T491 1 T405 1 T748 1
values[87] 99 1 T491 2 T405 1 T748 1
values[88] 95 1 T491 4 T405 1 T748 1
values[89] 75 1 T491 2 T405 1 T748 1
values[90] 93 1 T491 2 T405 1 T748 1
values[91] 83 1 T491 1 T405 1 T748 1
values[92] 89 1 T491 1 T405 1 T748 1
values[93] 81 1 T491 6 T405 1 T748 1
values[94] 94 1 T491 2 T405 1 T748 1
values[95] 102 1 T491 4 T405 1 T748 1
values[96] 91 1 T491 4 T405 1 T748 1
values[97] 106 1 T491 2 T405 1 T748 1
values[98] 80 1 T491 4 T405 1 T748 1
values[99] 87 1 T491 4 T405 1 T748 2
values[100] 113 1 T491 5 T405 1 T748 2
values[101] 81 1 T491 6 T405 1 T748 3
values[102] 86 1 T491 4 T405 1 T748 4
values[103] 67 1 T491 1 T405 1 T748 2
values[104] 84 1 T491 5 T405 1 T748 1
values[105] 83 1 T491 8 T405 1 T748 1
values[106] 63 1 T491 6 T405 1 T748 3
values[107] 81 1 T491 1 T405 1 T748 1
values[108] 73 1 T405 1 T748 1 T749 4
values[109] 79 1 T405 1 T748 3 T749 3
values[110] 60 1 T405 1 T748 3 T749 1
values[111] 69 1 T405 1 T748 1 T749 2
values[112] 69 1 T405 1 T748 3 T749 5
values[113] 72 1 T405 1 T748 3 T749 7
values[114] 74 1 T405 2 T748 3 T749 1
values[115] 74 1 T405 1 T748 7 T749 1
values[116] 75 1 T405 1 T748 5 T749 2
values[117] 82 1 T405 1 T748 4 T749 1
values[118] 71 1 T405 1 T748 1 T749 1
values[119] 75 1 T405 1 T748 2 T749 2
values[120] 76 1 T405 1 T748 7 T749 2
values[121] 77 1 T405 1 T748 2 T749 1
values[122] 82 1 T405 1 T748 2 T749 4
values[123] 62 1 T405 3 T748 3 T749 1
values[124] 78 1 T405 1 T748 4 T749 3
values[125] 75 1 T405 2 T748 1 T749 1
values[126] 106 1 T405 2 T748 4 T749 1
values[127] 854 1 T405 36 T748 36 T749 23
values[128] 7509 1 T405 317 T748 344 T749 259


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 161408 1 T77 260 T81 17 T82 156
values[2] 4932 1 T82 3 T662 1 T512 2
values[3] 2552 1 T662 1 T425 2 T604 1
values[4] 2033 1 T662 1 T425 1 T604 1
values[5] 1690 1 T662 1 T425 5 T604 1
values[6] 1424 1 T662 1 T425 2 T604 1
values[7] 1331 1 T662 1 T425 5 T604 1
values[8] 1062 1 T662 1 T425 2 T604 1
values[9] 941 1 T662 1 T425 1 T604 1
values[10] 897 1 T662 1 T425 2 T604 1
values[11] 693 1 T662 1 T425 1 T604 1
values[12] 615 1 T662 1 T425 1 T604 1
values[13] 611 1 T662 1 T425 2 T604 1
values[14] 553 1 T662 1 T425 1 T604 1
values[15] 396 1 T662 1 T425 2 T604 1
values[16] 357 1 T662 1 T425 3 T604 1
values[17] 346 1 T662 1 T425 2 T604 1
values[18] 334 1 T662 1 T425 3 T604 1
values[19] 346 1 T662 1 T425 3 T604 1
values[20] 299 1 T662 1 T425 2 T604 1
values[21] 279 1 T662 1 T425 3 T604 1
values[22] 247 1 T662 1 T425 1 T604 1
values[23] 263 1 T662 1 T425 4 T604 1
values[24] 286 1 T662 1 T425 2 T604 1
values[25] 330 1 T662 1 T425 3 T604 1
values[26] 307 1 T662 1 T425 2 T604 1
values[27] 325 1 T662 1 T425 3 T604 1
values[28] 262 1 T662 1 T425 2 T604 1
values[29] 272 1 T662 1 T425 3 T604 1
values[30] 234 1 T662 1 T425 1 T604 1
values[31] 206 1 T662 1 T425 9 T604 1
values[32] 136 1 T662 1 T425 4 T604 1
values[33] 137 1 T662 1 T425 1 T604 1
values[34] 116 1 T662 1 T425 3 T604 1
values[35] 89 1 T662 1 T425 2 T604 1
values[36] 104 1 T662 1 T425 2 T604 1
values[37] 108 1 T662 1 T425 2 T604 1
values[38] 113 1 T662 1 T425 2 T604 1
values[39] 114 1 T662 1 T425 4 T604 1
values[40] 119 1 T662 1 T425 2 T604 1
values[41] 122 1 T662 1 T425 2 T604 1
values[42] 128 1 T662 1 T425 2 T604 1
values[43] 114 1 T662 1 T425 2 T604 1
values[44] 94 1 T662 1 T425 4 T604 1
values[45] 86 1 T662 1 T425 3 T604 1
values[46] 68 1 T662 1 T425 4 T604 1
values[47] 60 1 T662 1 T425 1 T604 1
values[48] 71 1 T662 1 T425 3 T604 1
values[49] 60 1 T662 1 T425 2 T604 1
values[50] 56 1 T662 1 T425 3 T604 1
values[51] 59 1 T662 1 T425 1 T604 1
values[52] 64 1 T662 1 T425 4 T604 1
values[53] 69 1 T662 1 T425 2 T604 1
values[54] 60 1 T662 1 T425 1 T604 1
values[55] 67 1 T662 1 T425 2 T604 1
values[56] 57 1 T662 1 T425 4 T604 1
values[57] 68 1 T662 1 T425 4 T604 1
values[58] 68 1 T662 1 T425 1 T604 1
values[59] 73 1 T662 1 T425 1 T604 1
values[60] 79 1 T662 1 T425 3 T604 1
values[61] 67 1 T662 1 T425 1 T604 1
values[62] 60 1 T662 1 T425 1 T604 1
values[63] 66 1 T662 1 T425 4 T604 1
values[64] 59 1 T662 1 T425 2 T604 1
values[65] 71 1 T662 1 T425 8 T604 1
values[66] 70 1 T662 1 T425 7 T604 1
values[67] 61 1 T662 1 T425 4 T604 1
values[68] 51 1 T662 1 T425 3 T604 1
values[69] 67 1 T662 1 T425 5 T604 1
values[70] 63 1 T662 1 T425 3 T604 1
values[71] 56 1 T662 1 T425 1 T604 1
values[72] 61 1 T662 1 T425 3 T604 1
values[73] 66 1 T662 1 T425 1 T604 1
values[74] 52 1 T662 1 T425 2 T604 1
values[75] 65 1 T662 1 T425 2 T604 1
values[76] 68 1 T662 1 T425 2 T604 1
values[77] 63 1 T662 1 T425 1 T604 1
values[78] 54 1 T662 1 T425 4 T604 1
values[79] 64 1 T662 1 T425 2 T604 1
values[80] 64 1 T662 1 T425 1 T604 1
values[81] 63 1 T662 1 T425 3 T604 1
values[82] 60 1 T662 1 T425 5 T604 1
values[83] 66 1 T662 1 T425 2 T604 1
values[84] 84 1 T662 1 T425 8 T604 1
values[85] 74 1 T662 1 T425 4 T604 1
values[86] 59 1 T662 1 T425 3 T604 1
values[87] 74 1 T662 1 T425 10 T604 2
values[88] 85 1 T662 1 T425 9 T604 1
values[89] 81 1 T662 1 T425 9 T604 1
values[90] 62 1 T662 1 T425 1 T604 1
values[91] 77 1 T662 1 T425 3 T604 1
values[92] 86 1 T662 1 T425 3 T604 1
values[93] 78 1 T662 1 T425 6 T604 1
values[94] 80 1 T662 1 T425 5 T604 1
values[95] 76 1 T662 1 T425 2 T604 1
values[96] 79 1 T662 1 T425 1 T604 1
values[97] 98 1 T662 1 T425 1 T604 1
values[98] 101 1 T662 1 T425 5 T604 1
values[99] 88 1 T662 1 T425 9 T604 1
values[100] 92 1 T662 1 T425 8 T604 3
values[101] 79 1 T662 1 T425 2 T604 6
values[102] 98 1 T662 1 T425 3 T604 2
values[103] 87 1 T662 1 T425 2 T604 1
values[104] 84 1 T662 1 T425 5 T604 1
values[105] 87 1 T662 1 T425 4 T604 4
values[106] 102 1 T662 1 T425 4 T604 1
values[107] 86 1 T662 1 T425 6 T604 1
values[108] 85 1 T662 1 T425 5 T604 1
values[109] 102 1 T662 1 T425 13 T604 2
values[110] 103 1 T662 1 T425 6 T604 2
values[111] 93 1 T662 1 T425 2 T604 2
values[112] 102 1 T662 1 T425 2 T604 2
values[113] 92 1 T662 1 T425 3 T604 2
values[114] 99 1 T662 1 T425 4 T604 3
values[115] 113 1 T662 1 T425 5 T604 2
values[116] 107 1 T662 1 T425 2 T604 3
values[117] 128 1 T662 1 T425 6 T604 2
values[118] 112 1 T662 1 T425 4 T604 3
values[119] 118 1 T662 1 T425 3 T604 3
values[120] 125 1 T662 2 T425 2 T604 4
values[121] 124 1 T662 1 T425 3 T604 1
values[122] 132 1 T662 1 T425 3 T604 2
values[123] 133 1 T662 2 T425 3 T604 2
values[124] 255 1 T662 1 T425 11 T604 3
values[125] 535 1 T662 1 T425 28 T604 1
values[126] 1032 1 T662 11 T425 41 T604 22
values[127] 3234 1 T662 86 T425 24 T604 127
values[128] 5260 1 T662 216 T425 1 T604 200


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 145168 1 T77 233 T81 16 T82 513
values[2] 11683 1 T82 133 T663 1 T512 2
values[3] 4880 1 T82 24 T512 1 T529 1
values[4] 2873 1 T82 16 T664 1 T425 48
values[5] 1810 1 T82 1 T664 1 T425 46
values[6] 1312 1 T664 1 T425 33 T604 1
values[7] 962 1 T664 1 T425 7 T604 1
values[8] 651 1 T664 1 T425 2 T604 1
values[9] 613 1 T664 1 T604 1 T750 4
values[10] 457 1 T664 1 T604 1 T750 3
values[11] 458 1 T664 1 T604 1 T750 1
values[12] 479 1 T664 1 T604 1 T750 2
values[13] 399 1 T664 1 T604 1 T750 4
values[14] 447 1 T664 1 T604 1 T750 2
values[15] 459 1 T664 1 T604 1 T750 2
values[16] 427 1 T664 1 T604 1 T750 2
values[17] 379 1 T664 1 T604 1 T750 3
values[18] 401 1 T664 1 T604 1 T750 2
values[19] 395 1 T664 1 T604 1 T750 4
values[20] 410 1 T664 1 T604 1 T750 2
values[21] 346 1 T664 1 T604 1 T750 4
values[22] 396 1 T664 1 T604 1 T750 3
values[23] 437 1 T664 1 T604 1 T750 1
values[24] 371 1 T664 1 T604 1 T750 5
values[25] 441 1 T664 1 T604 1 T750 4
values[26] 393 1 T664 1 T604 1 T750 3
values[27] 352 1 T664 1 T604 1 T750 1
values[28] 412 1 T664 1 T604 1 T750 2
values[29] 337 1 T664 1 T604 1 T750 1
values[30] 351 1 T664 1 T604 1 T750 10
values[31] 382 1 T664 1 T604 1 T750 10
values[32] 358 1 T664 1 T604 1 T750 1
values[33] 308 1 T664 1 T604 1 T750 2
values[34] 291 1 T664 1 T604 1 T750 1
values[35] 336 1 T664 1 T604 1 T750 1
values[36] 300 1 T664 1 T604 1 T750 4
values[37] 321 1 T664 1 T604 1 T750 2
values[38] 337 1 T664 1 T604 1 T750 6
values[39] 355 1 T664 1 T604 1 T750 17
values[40] 283 1 T664 1 T604 1 T750 5
values[41] 277 1 T664 1 T604 1 T750 2
values[42] 261 1 T664 1 T604 1 T750 2
values[43] 276 1 T664 1 T604 1 T750 3
values[44] 304 1 T664 1 T604 1 T750 1
values[45] 297 1 T664 1 T604 1 T750 1
values[46] 338 1 T664 1 T604 1 T750 2
values[47] 357 1 T664 1 T604 1 T750 3
values[48] 322 1 T664 1 T604 1 T750 2
values[49] 307 1 T664 1 T604 1 T750 3
values[50] 327 1 T664 1 T604 1 T750 4
values[51] 265 1 T664 1 T604 1 T750 2
values[52] 216 1 T664 1 T604 1 T750 3
values[53] 295 1 T664 1 T604 1 T750 3
values[54] 256 1 T664 1 T604 1 T750 2
values[55] 245 1 T664 1 T604 1 T750 4
values[56] 289 1 T664 1 T604 1 T750 6
values[57] 206 1 T664 1 T604 1 T750 2
values[58] 191 1 T664 1 T604 1 T750 4
values[59] 226 1 T664 1 T604 1 T750 11
values[60] 214 1 T664 1 T604 1 T750 2
values[61] 188 1 T664 2 T604 1 T750 1
values[62] 186 1 T664 1 T604 1 T750 1
values[63] 153 1 T664 1 T604 1 T750 3
values[64] 207 1 T664 1 T604 1 T750 1
values[65] 177 1 T664 1 T604 1 T750 2
values[66] 161 1 T664 1 T604 1 T750 3
values[67] 168 1 T664 1 T604 1 T750 1
values[68] 132 1 T664 1 T604 1 T750 2
values[69] 131 1 T664 1 T604 1 T750 1
values[70] 112 1 T664 1 T604 1 T750 3
values[71] 102 1 T664 1 T604 1 T750 4
values[72] 110 1 T664 1 T604 1 T750 10
values[73] 138 1 T664 1 T604 1 T750 8
values[74] 141 1 T664 1 T604 1 T750 17
values[75] 118 1 T664 1 T604 1 T750 5
values[76] 107 1 T664 2 T604 1 T750 7
values[77] 88 1 T664 1 T604 1 T750 8
values[78] 105 1 T664 2 T604 1 T750 5
values[79] 90 1 T664 1 T604 1 T750 7
values[80] 83 1 T664 1 T604 1 T750 3
values[81] 87 1 T664 1 T604 1 T750 12
values[82] 61 1 T664 1 T604 1 T750 4
values[83] 93 1 T664 1 T604 1 T751 2
values[84] 63 1 T664 1 T604 1 T751 1
values[85] 65 1 T664 1 T604 1 T751 3
values[86] 87 1 T664 1 T604 1 T751 3
values[87] 80 1 T664 1 T604 1 T751 9
values[88] 99 1 T664 1 T604 1 T751 2
values[89] 79 1 T664 1 T604 1 T751 3
values[90] 72 1 T664 1 T604 1 T751 2
values[91] 85 1 T664 1 T604 1 T751 1
values[92] 70 1 T664 1 T604 1 T751 5
values[93] 79 1 T664 1 T604 1 T751 1
values[94] 77 1 T664 1 T604 1 T751 1
values[95] 80 1 T664 1 T604 1 T751 2
values[96] 80 1 T664 1 T604 1 T751 1
values[97] 84 1 T664 1 T604 1 T751 1
values[98] 95 1 T664 1 T604 1 T751 3
values[99] 83 1 T664 1 T604 1 T751 3
values[100] 78 1 T664 1 T604 1 T751 1
values[101] 74 1 T664 1 T604 1 T751 2
values[102] 84 1 T664 9 T604 1 T751 1
values[103] 74 1 T664 1 T604 1 T751 3
values[104] 71 1 T664 2 T604 1 T751 3
values[105] 84 1 T664 2 T604 1 T751 8
values[106] 87 1 T664 2 T604 1 T751 1
values[107] 78 1 T664 2 T604 1 T751 2
values[108] 62 1 T664 3 T604 1 T751 2
values[109] 66 1 T664 1 T604 1 T751 1
values[110] 85 1 T664 2 T604 1 T751 1
values[111] 74 1 T664 2 T604 1 T751 2
values[112] 65 1 T664 2 T604 1 T751 1
values[113] 63 1 T664 3 T604 1 T751 2
values[114] 67 1 T664 3 T604 1 T751 4
values[115] 61 1 T664 1 T604 1 T751 1
values[116] 86 1 T664 3 T604 1 T751 2
values[117] 88 1 T664 1 T604 1 T751 2
values[118] 87 1 T664 5 T604 3 T751 4
values[119] 79 1 T664 3 T604 1 T751 3
values[120] 75 1 T664 2 T604 1 T751 1
values[121] 75 1 T664 1 T604 3 T751 2
values[122] 74 1 T664 2 T604 2 T751 1
values[123] 66 1 T664 3 T604 2 T751 1
values[124] 68 1 T664 1 T604 2 T751 2
values[125] 91 1 T664 1 T604 2 T751 2
values[126] 166 1 T664 4 T604 5 T751 2
values[127] 979 1 T664 29 T604 31 T751 31
values[128] 8281 1 T664 276 T604 397 T751 313

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%