dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 162184 1 T69 3 T70 84 T73 43
values[2] 4177 1 T70 6 T74 2 T403 5
values[3] 1773 1 T503 32 T466 1 T487 1
values[4] 1327 1 T503 10 T796 6 T482 45
values[5] 1015 1 T503 3 T796 2 T482 28
values[6] 872 1 T503 2 T796 4 T482 22
values[7] 712 1 T503 4 T796 2 T482 38
values[8] 606 1 T503 8 T796 4 T482 47
values[9] 521 1 T503 11 T796 9 T482 31
values[10] 479 1 T503 12 T796 13 T482 21
values[11] 456 1 T503 25 T796 7 T482 21
values[12] 481 1 T503 16 T796 1 T482 17
values[13] 416 1 T503 12 T796 1 T482 22
values[14] 380 1 T796 3 T482 14 T790 1
values[15] 361 1 T796 10 T482 3 T790 1
values[16] 308 1 T796 8 T482 10 T790 1
values[17] 307 1 T796 23 T482 10 T790 1
values[18] 319 1 T796 19 T482 5 T790 1
values[19] 331 1 T796 5 T482 1 T790 1
values[20] 291 1 T796 3 T790 1 T452 1
values[21] 254 1 T796 7 T790 1 T797 1
values[22] 263 1 T796 14 T790 1 T797 1
values[23] 223 1 T796 12 T790 1 T797 1
values[24] 180 1 T796 6 T790 1 T797 1
values[25] 187 1 T796 2 T790 1 T797 1
values[26] 197 1 T796 3 T790 1 T797 1
values[27] 162 1 T796 6 T790 1 T797 1
values[28] 102 1 T796 7 T790 1 T797 1
values[29] 107 1 T796 14 T790 1 T797 1
values[30] 121 1 T796 8 T790 1 T797 1
values[31] 128 1 T796 3 T790 1 T797 1
values[32] 141 1 T796 5 T790 1 T797 1
values[33] 98 1 T796 3 T790 1 T797 1
values[34] 131 1 T796 9 T790 1 T797 1
values[35] 143 1 T796 15 T790 1 T797 1
values[36] 147 1 T796 11 T790 1 T797 1
values[37] 135 1 T796 9 T790 1 T797 1
values[38] 125 1 T796 9 T790 1 T797 1
values[39] 116 1 T796 10 T790 1 T797 1
values[40] 91 1 T796 5 T790 1 T797 1
values[41] 67 1 T796 1 T790 1 T797 1
values[42] 75 1 T790 1 T797 1 T547 1
values[43] 76 1 T790 1 T797 1 T547 1
values[44] 66 1 T790 1 T797 1 T547 1
values[45] 78 1 T790 1 T797 1 T547 1
values[46] 64 1 T790 1 T797 1 T547 1
values[47] 48 1 T790 1 T797 1 T547 1
values[48] 63 1 T790 1 T797 1 T547 1
values[49] 67 1 T790 1 T797 1 T547 1
values[50] 49 1 T790 1 T797 1 T547 1
values[51] 56 1 T790 1 T797 1 T547 1
values[52] 48 1 T790 1 T797 1 T547 1
values[53] 52 1 T790 1 T797 1 T547 1
values[54] 51 1 T790 1 T797 1 T547 1
values[55] 45 1 T790 1 T797 1 T547 1
values[56] 55 1 T790 1 T797 1 T547 1
values[57] 54 1 T790 1 T797 1 T547 1
values[58] 47 1 T790 1 T797 1 T547 1
values[59] 44 1 T790 1 T797 1 T547 1
values[60] 49 1 T790 1 T797 1 T547 1
values[61] 40 1 T790 1 T797 1 T547 1
values[62] 47 1 T790 1 T797 1 T547 1
values[63] 40 1 T790 1 T797 1 T547 1
values[64] 55 1 T790 1 T797 1 T547 1
values[65] 45 1 T790 1 T797 1 T547 1
values[66] 49 1 T790 1 T797 1 T547 1
values[67] 44 1 T790 1 T797 1 T547 1
values[68] 51 1 T790 1 T797 1 T547 1
values[69] 42 1 T790 1 T797 1 T547 1
values[70] 48 1 T790 1 T797 1 T547 1
values[71] 55 1 T790 1 T797 1 T547 1
values[72] 45 1 T790 1 T797 1 T547 1
values[73] 46 1 T790 1 T797 1 T547 1
values[74] 40 1 T790 1 T797 1 T547 1
values[75] 42 1 T790 1 T797 1 T547 1
values[76] 46 1 T790 1 T797 1 T547 1
values[77] 55 1 T790 1 T797 1 T547 1
values[78] 44 1 T790 1 T797 1 T547 1
values[79] 39 1 T790 1 T797 1 T547 1
values[80] 40 1 T790 1 T797 1 T547 1
values[81] 42 1 T790 1 T797 1 T547 1
values[82] 48 1 T790 1 T797 2 T547 1
values[83] 62 1 T790 2 T797 1 T547 1
values[84] 64 1 T790 2 T797 1 T547 1
values[85] 58 1 T790 3 T797 3 T547 1
values[86] 75 1 T790 2 T797 5 T547 1
values[87] 54 1 T790 4 T797 1 T547 1
values[88] 68 1 T790 7 T797 4 T547 1
values[89] 78 1 T790 4 T797 6 T547 1
values[90] 64 1 T790 1 T797 7 T547 1
values[91] 71 1 T790 4 T797 2 T547 1
values[92] 81 1 T790 7 T797 2 T547 2
values[93] 71 1 T790 2 T797 1 T547 5
values[94] 68 1 T790 1 T797 3 T547 8
values[95] 59 1 T790 1 T797 5 T547 2
values[96] 63 1 T790 1 T797 1 T547 1
values[97] 62 1 T790 2 T797 4 T547 1
values[98] 72 1 T790 1 T797 2 T547 2
values[99] 94 1 T790 1 T797 3 T547 6
values[100] 80 1 T790 3 T797 2 T547 2
values[101] 68 1 T790 1 T797 1 T547 2
values[102] 75 1 T790 4 T797 2 T547 2
values[103] 73 1 T790 1 T797 1 T547 7
values[104] 84 1 T790 3 T797 3 T547 1
values[105] 68 1 T790 3 T797 2 T547 3
values[106] 75 1 T790 1 T797 2 T547 1
values[107] 80 1 T790 1 T797 1 T547 4
values[108] 81 1 T790 2 T797 1 T547 3
values[109] 84 1 T790 5 T797 3 T547 3
values[110] 75 1 T790 5 T797 1 T547 2
values[111] 63 1 T790 2 T797 2 T547 1
values[112] 76 1 T790 2 T797 3 T547 1
values[113] 90 1 T790 2 T797 2 T547 2
values[114] 89 1 T790 2 T797 3 T547 1
values[115] 74 1 T790 2 T797 1 T547 3
values[116] 70 1 T790 1 T797 2 T547 2
values[117] 64 1 T790 2 T797 2 T547 1
values[118] 97 1 T790 4 T797 3 T547 4
values[119] 77 1 T790 1 T797 3 T547 1
values[120] 76 1 T790 1 T797 1 T547 3
values[121] 94 1 T790 5 T797 2 T547 2
values[122] 83 1 T790 1 T797 1 T547 1
values[123] 110 1 T790 3 T797 1 T547 2
values[124] 150 1 T790 1 T797 2 T547 1
values[125] 301 1 T790 1 T797 3 T547 1
values[126] 658 1 T790 22 T797 28 T547 16
values[127] 2487 1 T790 151 T797 91 T547 143
values[128] 4310 1 T790 197 T797 183 T547 216

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%