Unified Coverage Report :: Module :: tlul_adapter_host

Module : tlul_adapter_host

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
35.23	53.06	30.09			57.78	0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex	31.81	40.91	30.77			55.56	0.00
tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex	38.66	65.22	29.41			60.00	0.00

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
31.81	40.91	30.77			55.56	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
47.42	28.57	38.89			55.56	66.67

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
57.19	54.12	53.57	62.34		75.00	40.91	u_rv_core_ibex

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_cmd_intg_gen	50.00	0.00					100.00
u_rsp_chk	86.67	100.00	60.00				100.00

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
38.66	65.22	29.41			60.00	0.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
62.24	81.40	40.91			60.00	66.67

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
57.19	54.12	53.57	62.34		75.00	40.91	u_rv_core_ibex

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_cmd_intg_gen	100.00	100.00					100.00
u_rsp_chk	93.33	100.00	80.00				100.00

Line Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=2,EnableDataIntgGen=1,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 + MAX_REQS=2,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 )
Line Coverage for Module self-instances :

SCORE	LINE
38.66	65.22

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Line No.	Total	Covered	Percent
TOTAL		23	15	65.22
ALWAYS	69	3	3	100.00
ALWAYS	77	5	2	40.00
CONT_ASSIGN	88	1	0	0.00
CONT_ASSIGN	93	1	0	0.00
CONT_ASSIGN	95	1	0	0.00
CONT_ASSIGN	115	1	1	100.00
CONT_ASSIGN	117	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	131	4	3	75.00
CONT_ASSIGN	140	1	1	100.00
CONT_ASSIGN	144	1	1	100.00
CONT_ASSIGN	148	1	0	0.00
CONT_ASSIGN	152	1	1	100.00
ALWAYS	166	0	0
ALWAYS	176	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
72	1	1
77	1	1
79	1	1
80	0	1
81	0	1
83	0	1
			MISSING_ELSE
88	0	1
93	0	1
95	0	1
115	1	1
117	1	1
118	1	1
119	1	1
131	1	1
132	1	1
133	1	1
134	0	1
			MISSING_ELSE
140	1	1
144	1	1
148	0	1
152	1	1
166		unreachable
168		unreachable
169		unreachable
170		unreachable
171		unreachable
			==> MISSING_ELSE
176		unreachable
177		unreachable
179		unreachable

---

Line Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=8,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=4,g_multiple_reqs.ReqNumW=3 )
Line Coverage for Module self-instances :

SCORE	LINE
31.81	40.91

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Line No.	Total	Covered	Percent
TOTAL		22	9	40.91
ALWAYS	69	3	3	100.00
ALWAYS	77	5	0	0.00
CONT_ASSIGN	88	1	0	0.00
CONT_ASSIGN	93	0	0
CONT_ASSIGN	95	1	0	0.00
CONT_ASSIGN	115	1	0	0.00
CONT_ASSIGN	117	1	0	0.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	131	4	3	75.00
CONT_ASSIGN	140	1	0	0.00
CONT_ASSIGN	144	1	0	0.00
CONT_ASSIGN	148	1	0	0.00
CONT_ASSIGN	152	1	1	100.00
ALWAYS	166	0	0
ALWAYS	176	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
72	1	1
77	0	1
79	0	1
80	0	1
81	0	1
83	0	1
			==> MISSING_ELSE
88	0	1
93		unreachable
95	0	1
115	0	1
117	0	1
118	1	1
119	1	1
131	1	1
132	1	1
133	1	1
134	0	1
			MISSING_ELSE
140	0	1
144	0	1
148	0	1
152	1	1
166		unreachable
168		unreachable
169		unreachable
170		unreachable
171		unreachable
			==> MISSING_ELSE
176		unreachable
177		unreachable
179		unreachable

---

Cond Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=8,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=4,g_multiple_reqs.ReqNumW=3 )
Cond Coverage for Module self-instances :

SCORE	COND
31.81	30.77

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Total	Covered	Percent
Conditions	13	4	30.77
Logical	13	4	30.77
Non-Logical	0	0
Event	0	0

 LINE       79
 EXPRESSION (req_i && gnt_o)
             --1--    --2--

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       80
 EXPRESSION (g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[(g_multiple_reqs.ReqNumW - 1):0])
            --------------------------------------------1-------------------------------------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       93
 EXPRESSION (((~we_i)) ? ({top_pkg::TL_DBW {1'b1}}) : be_i)
             ----1----

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       95
 EXPRESSION (((~we_i)) ? Get : (((&be_i)) ? PutFullData : PutPartialData))
             ----1----

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       95
 SUB-EXPRESSION (((&be_i)) ? PutFullData : PutPartialData)
                 ----1----

-1-	Status	Tests
0	Unreachable
1	Unreachable

 LINE       140
 EXPRESSION (tl_i.d_error | intg_err)
             ------1-----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       144
 EXPRESSION (intg_err_q | intg_err)
             -----1----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

---

Cond Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=2,EnableDataIntgGen=1,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 + MAX_REQS=2,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 )
Cond Coverage for Module self-instances :

SCORE	COND
38.66	29.41

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Total	Covered	Percent
Conditions	17	5	29.41
Logical	17	5	29.41
Non-Logical	0	0
Event	0	0

 LINE       79
 EXPRESSION (req_i && gnt_o)
             --1--    --2--

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       80
 EXPRESSION (g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[0])
            -----------------------------1----------------------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       93
 EXPRESSION (((~we_i)) ? ({top_pkg::TL_DBW {1'b1}}) : be_i)
             ----1----

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       95
 EXPRESSION (((~we_i)) ? Get : (((&be_i)) ? PutFullData : PutPartialData))
             ----1----

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       95
 SUB-EXPRESSION (((&be_i)) ? PutFullData : PutPartialData)
                 ----1----

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       140
 EXPRESSION (tl_i.d_error | intg_err)
             ------1-----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       144
 EXPRESSION (intg_err_q | intg_err)
             -----1----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

---

Branch Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=2,EnableDataIntgGen=1,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 + MAX_REQS=2,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=2,g_multiple_reqs.ReqNumW=1 )
Branch Coverage for Module self-instances :

SCORE	BRANCH
38.66	60.00

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Line No.	Total	Covered	Percent
Branches		10	6	60.00
TERNARY	93	2	1	50.00
IF	131	3	2	66.67
IF	69	2	2	100.00
IF	79	3	1	33.33

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	93	((~we_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	131	if ((!rst_ni))
-2-:	133	if (intg_err)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	79	if ((req_i && gnt_o))
-2-:	80	if ((g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[0]))

Branches:

-1-	-2-	Status	Tests
1	1	Not Covered
1	0	Not Covered
0	-	Covered	T1,T2,T3

---

Branch Coverage for Module : tlul_adapter_host ( parameter MAX_REQS=8,EnableDataIntgGen=0,EnableRspDataIntgCheck=0,WordSize=2,OutstandingReqCntW=4,g_multiple_reqs.ReqNumW=3 )
Branch Coverage for Module self-instances :

SCORE	BRANCH
31.81	55.56

tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Line No.	Total	Covered	Percent
Branches		9	5	55.56
TERNARY	93	1	1	100.00
IF	131	3	2	66.67
IF	69	2	2	100.00
IF	79	3	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	93	((~we_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	131	if ((!rst_ni))
-2-:	133	if (intg_err)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	79	if ((req_i && gnt_o))
-2-:	80	if ((g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[(g_multiple_reqs.ReqNumW - 1):0]))

Branches:

-1-	-2-	Status	Tests
1	1	Not Covered
1	0	Not Covered
0	-	Not Covered

---

Assert Coverage for Module : tlul_adapter_host

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	0	0.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	0	0.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DontExceeedMaxReqs	18101112	0	0	0

DontExceeedMaxReqs

Name	Attempts	Real Successes	Failures	Incomplete
Total	18101112	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Line No.	Total	Covered	Percent
TOTAL		22	9	40.91
ALWAYS	69	3	3	100.00
ALWAYS	77	5	0	0.00
CONT_ASSIGN	88	1	0	0.00
CONT_ASSIGN	93	0	0
CONT_ASSIGN	95	1	0	0.00
CONT_ASSIGN	115	1	0	0.00
CONT_ASSIGN	117	1	0	0.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	131	4	3	75.00
CONT_ASSIGN	140	1	0	0.00
CONT_ASSIGN	144	1	0	0.00
CONT_ASSIGN	148	1	0	0.00
CONT_ASSIGN	152	1	1	100.00
ALWAYS	166	0	0
ALWAYS	176	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
72	1	1
77	0	1
79	0	1
80	0	1
81	0	1
83	0	1
			==> MISSING_ELSE
88	0	1
93		unreachable
95	0	1
115	0	1
117	0	1
118	1	1
119	1	1
131	1	1
132	1	1
133	1	1
134	0	1
			MISSING_ELSE
140	0	1
144	0	1
148	0	1
152	1	1
166		unreachable
168		unreachable
169		unreachable
170		unreachable
171		unreachable
			==> MISSING_ELSE
176		unreachable
177		unreachable
179		unreachable

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Total	Covered	Percent
Conditions	13	4	30.77
Logical	13	4	30.77
Non-Logical	0	0
Event	0	0

 LINE       79
 EXPRESSION (req_i && gnt_o)
             --1--    --2--

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       80
 EXPRESSION (g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[(g_multiple_reqs.ReqNumW - 1):0])
            --------------------------------------------1-------------------------------------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       93
 EXPRESSION (((~we_i)) ? ({top_pkg::TL_DBW {1'b1}}) : be_i)
             ----1----

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       95
 EXPRESSION (((~we_i)) ? Get : (((&be_i)) ? PutFullData : PutPartialData))
             ----1----

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       95
 SUB-EXPRESSION (((&be_i)) ? PutFullData : PutPartialData)
                 ----1----

-1-	Status	Tests
0	Unreachable
1	Unreachable

 LINE       140
 EXPRESSION (tl_i.d_error | intg_err)
             ------1-----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       144
 EXPRESSION (intg_err_q | intg_err)
             -----1----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Line No.	Total	Covered	Percent
Branches		9	5	55.56
TERNARY	93	1	1	100.00
IF	131	3	2	66.67
IF	69	2	2	100.00
IF	79	3	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	93	((~we_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	131	if ((!rst_ni))
-2-:	133	if (intg_err)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	79	if ((req_i && gnt_o))
-2-:	80	if ((g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[(g_multiple_reqs.ReqNumW - 1):0]))

Branches:

-1-	-2-	Status	Tests
1	1	Not Covered
1	0	Not Covered
0	-	Not Covered

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_i_ibex

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	0	0.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	0	0.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DontExceeedMaxReqs	9050556	0	0	0

DontExceeedMaxReqs

Name	Attempts	Real Successes	Failures	Incomplete
Total	9050556	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Line No.	Total	Covered	Percent
TOTAL		23	15	65.22
ALWAYS	69	3	3	100.00
ALWAYS	77	5	2	40.00
CONT_ASSIGN	88	1	0	0.00
CONT_ASSIGN	93	1	0	0.00
CONT_ASSIGN	95	1	0	0.00
CONT_ASSIGN	115	1	1	100.00
CONT_ASSIGN	117	1	1	100.00
CONT_ASSIGN	118	1	1	100.00
CONT_ASSIGN	119	1	1	100.00
ALWAYS	131	4	3	75.00
CONT_ASSIGN	140	1	1	100.00
CONT_ASSIGN	144	1	1	100.00
CONT_ASSIGN	148	1	0	0.00
CONT_ASSIGN	152	1	1	100.00
ALWAYS	166	0	0
ALWAYS	176	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
69	1	1
70	1	1
72	1	1
77	1	1
79	1	1
80	0	1
81	0	1
83	0	1
			MISSING_ELSE
88	0	1
93	0	1
95	0	1
115	1	1
117	1	1
118	1	1
119	1	1
131	1	1
132	1	1
133	1	1
134	0	1
			MISSING_ELSE
140	1	1
144	1	1
148	0	1
152	1	1
166		unreachable
168		unreachable
169		unreachable
170		unreachable
171		unreachable
			==> MISSING_ELSE
176		unreachable
177		unreachable
179		unreachable

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Total	Covered	Percent
Conditions	17	5	29.41
Logical	17	5	29.41
Non-Logical	0	0
Event	0	0

 LINE       79
 EXPRESSION (req_i && gnt_o)
             --1--    --2--

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       80
 EXPRESSION (g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[0])
            -----------------------------1----------------------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       93
 EXPRESSION (((~we_i)) ? ({top_pkg::TL_DBW {1'b1}}) : be_i)
             ----1----

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       95
 EXPRESSION (((~we_i)) ? Get : (((&be_i)) ? PutFullData : PutPartialData))
             ----1----

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       95
 SUB-EXPRESSION (((&be_i)) ? PutFullData : PutPartialData)
                 ----1----

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       140
 EXPRESSION (tl_i.d_error | intg_err)
             ------1-----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       144
 EXPRESSION (intg_err_q | intg_err)
             -----1----   ----2---

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Line No.	Total	Covered	Percent
Branches		10	6	60.00
TERNARY	93	2	1	50.00
IF	131	3	2	66.67
IF	69	2	2	100.00
IF	79	3	1	33.33

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv' or '../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	93	((~we_i)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	131	if ((!rst_ni))
-2-:	133	if (intg_err)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	79	if ((req_i && gnt_o))
-2-:	80	if ((g_multiple_reqs.source_q == g_multiple_reqs.MaxSource[0]))

Branches:

-1-	-2-	Status	Tests
1	1	Not Covered
1	0	Not Covered
0	-	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.tl_adapter_host_d_ibex

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	0	0.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	0	0.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DontExceeedMaxReqs	9050556	0	0	0

DontExceeedMaxReqs

Name	Attempts	Real Successes	Failures	Incomplete
Total	9050556	0	0	0