Unified Coverage Report :: Module :: rv_core_addr_trans

Module : rv_core_addr_trans

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
81.26	52.11	91.67			100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans	47.93	52.11	41.67			50.00
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans	54.19	4.23	58.33			100.00

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
47.93	52.11	41.67			50.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
36.48	51.72	37.04			50.00	7.14

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
57.19	54.12	53.57	62.34		75.00	40.91	u_rv_core_ibex

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_sel_region	35.12	50.00	33.33			50.00	7.14

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
54.19	4.23	58.33			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
47.76	17.24	66.67			100.00	7.14

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
57.19	54.12	53.57	62.34		75.00	40.91	u_rv_core_ibex

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_sel_region	63.87	75.00	73.33			100.00	7.14

Line Coverage for Module : rv_core_addr_trans

	Line No.	Total	Covered	Percent
TOTAL		71	37	52.11
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	45	1	0	0.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	46	1	0	0.00
CONT_ASSIGN	46	1	1	100.00
CONT_ASSIGN	51	1	1	100.00
CONT_ASSIGN	51	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	83	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
41	31	62
45	1	2
46	1	2
51	2	2
76	1	1
82	1	1
83	0	1

---

Cond Coverage for Module : rv_core_addr_trans

	Total	Covered	Percent
Conditions	12	11	91.67
Logical	12	11	91.67
Non-Logical	0	0
Event	0	0

 LINE       51
 EXPRESSION (region_cfg_i[0].en & ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22
1	1	Covered	T22

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       51
 EXPRESSION (region_cfg_i[1].en & ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22
1	1	Not Covered

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       76
 EXPRESSION (sel_match ? (((addr_i & sel_region.output_mask) | sel_region.remap_addr)) : addr_i)
             ----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T22

---

Branch Coverage for Module : rv_core_addr_trans

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
TERNARY	76	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	(sel_match) ? 

Branches:

-1-	Status	Tests
1	Covered	T22
0	Covered	T1,T2,T3

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans

	Line No.	Total	Covered	Percent
TOTAL		71	37	52.11
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	41	1	1	100.00
CONT_ASSIGN	45	1	0	0.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	46	1	0	0.00
CONT_ASSIGN	46	1	1	100.00
CONT_ASSIGN	51	1	1	100.00
CONT_ASSIGN	51	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	83	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
41	31	62
45	1	2
46	1	2
51	2	2
76	1	1
82	1	1
83	0	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans

	Total	Covered	Percent
Conditions	12	5	41.67
Logical	12	5	41.67
Non-Logical	0	0
Event	0	0

 LINE       51
 EXPRESSION (region_cfg_i[0].en & ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T22
1	1	Not Covered

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       51
 EXPRESSION (region_cfg_i[1].en & ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T22
1	1	Not Covered

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       76
 EXPRESSION (sel_match ? (((addr_i & sel_region.output_mask) | sel_region.remap_addr)) : addr_i)
             ----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans

	Line No.	Total	Covered	Percent
Branches		2	1	50.00
TERNARY	76	2	1	50.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	(sel_match) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans

	Line No.	Total	Covered	Percent
TOTAL		71	3	4.23
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	41	1	0	0.00
CONT_ASSIGN	45	1	0	0.00
CONT_ASSIGN	45	1	0	0.00
CONT_ASSIGN	46	1	0	0.00
CONT_ASSIGN	46	1	0	0.00
CONT_ASSIGN	51	1	1	100.00
CONT_ASSIGN	51	1	0	0.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	82	1	1	100.00
CONT_ASSIGN	83	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
41	0	62
45	0	2
46	0	2
51	1	2
76	1	1
82	1	1
83	0	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans

	Total	Covered	Percent
Conditions	12	7	58.33
Logical	12	7	58.33
Non-Logical	0	0
Event	0	0

 LINE       51
 EXPRESSION (region_cfg_i[0].en & ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T22

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[0].matching_region & input_masks[0]) == (addr_i & input_masks[0]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       51
 EXPRESSION (region_cfg_i[1].en & ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1])))
             ---------1--------   ----------------------------------------2----------------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       51
 SUB-EXPRESSION ((region_cfg_i[1].matching_region & input_masks[1]) == (addr_i & input_masks[1]))
                ----------------------------------------1----------------------------------------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       76
 EXPRESSION (sel_match ? (((addr_i & sel_region.output_mask) | sel_region.remap_addr)) : addr_i)
             ----1----

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T22

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
TERNARY	76	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv' or '../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_addr_trans.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	(sel_match) ? 

Branches:

-1-	Status	Tests
1	Covered	T22
0	Covered	T1,T2,T3