dashboard | hierarchy | modlist | groups | tests | asserts

Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(56)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(56)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(56)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(56)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(57)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(57)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(57)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(57)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(58)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(58)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(58)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(58)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(59)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(59)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(59)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(59)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(6)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(6)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(6)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(6)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(60)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(60)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(60)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(60)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(61)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(61)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(61)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(61)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(62)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(62)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(62)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(62)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(63)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(63)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(63)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(63)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(64)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(64)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(64)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(64)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(7)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(7)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(7)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(7)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(8)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(8)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(8)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(8)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_alert_handshake_complete_cg_(9)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(9)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 0 2 100.00
Crosses 1 0 1 100.00


Variables for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(9)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 1 0 1 100.00 100 1 1 0
cp_trans_type 1 0 1 100.00 100 1 1 0


Crosses for Group Instance alert_esc_agent_pkg.m_alert_handshake_complete_cg_(9)
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
alert_handshake_complete 1 0 1 100.00 100 1 1 0

Go back
Group Instances:
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(56)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(57)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(58)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(59)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(6)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(60)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(61)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(62)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(63)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(64)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(7)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(8)
alert_esc_agent_pkg.m_alert_handshake_complete_cg_(9)

Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 3214 1 T340 707 T64 1 T65 1



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 3215 1 T340 707 T64 1 T65 1



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 3214 1 T340 707 T64 1 T65 1


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 3682 1 T64 1 T65 1 T235 1737



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 3682 1 T64 1 T65 1 T235 1737



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 3682 1 T64 1 T65 1 T235 1737


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 66 1 T64 1 T65 1 T66 1



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 68 1 T64 1 T65 1 T66 1



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 66 1 T64 1 T65 1 T66 1


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 1641 1 T64 1 T65 1 T687 524



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 1644 1 T64 1 T65 1 T687 524



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 1641 1 T64 1 T65 1 T687 524


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 5219 1 T273 1724 T64 1 T669 1087



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 5220 1 T273 1725 T64 1 T669 1087



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 5219 1 T273 1724 T64 1 T669 1087


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 6239 1 T152 2 T64 1 T100 523



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 6244 1 T152 2 T64 1 T100 523



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 6239 1 T152 2 T64 1 T100 523


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 4913 1 T152 1 T64 1 T332 811



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 4915 1 T152 1 T64 1 T332 811



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 4913 1 T152 1 T64 1 T332 811


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 4346 1 T152 1 T64 1 T65 1



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 4348 1 T152 1 T64 1 T65 1



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 4346 1 T152 1 T64 1 T65 1


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 1390 1 T152 1 T64 1 T65 1



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 1391 1 T152 1 T64 1 T65 1



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 1390 1 T152 1 T64 1 T65 1


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 3609 1 T64 1 T65 1 T379 1092



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 3611 1 T64 1 T65 1 T379 1093



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 3609 1 T64 1 T65 1 T379 1092


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 255 1 T386 1 T64 1 T65 1



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 255 1 T386 1 T64 1 T65 1



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 255 1 T386 1 T64 1 T65 1


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 4233 1 T64 1 T65 1 T313 1711



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 4233 1 T64 1 T65 1 T313 1711



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 4233 1 T64 1 T65 1 T313 1711


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_handshake_complete

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete 234 1 T386 1 T64 1 T659 2



Summary for Variable cp_trans_type

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_trans_type

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_triggered 234 1 T386 1 T64 1 T659 2



Summary for Cross alert_handshake_complete

Samples crossed: cp_handshake_complete cp_trans_type
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 1 0 1 100.00


Automatically Generated Cross Bins for alert_handshake_complete

Bins
cp_handshake_completecp_trans_typeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
complete alert_triggered 234 1 T386 1 T64 1 T659 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%