dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 140774 1 T74 26 T75 11 T80 18
values[2] 7642 1 T75 2 T122 1 T456 2
values[3] 3492 1 T476 14 T585 43 T383 77
values[4] 2123 1 T476 20 T585 32 T383 43
values[5] 1508 1 T476 13 T585 18 T383 46
values[6] 1205 1 T476 10 T585 28 T383 34
values[7] 1004 1 T476 5 T585 39 T383 21
values[8] 930 1 T476 1 T585 48 T383 21
values[9] 762 1 T585 42 T383 6 T762 2
values[10] 635 1 T585 28 T383 9 T762 2
values[11] 640 1 T585 25 T383 9 T762 2
values[12] 586 1 T585 35 T383 3 T762 2
values[13] 594 1 T585 29 T383 6 T762 2
values[14] 611 1 T585 22 T383 14 T762 2
values[15] 603 1 T585 26 T383 25 T762 2
values[16] 569 1 T585 51 T383 8 T762 2
values[17] 666 1 T585 40 T383 13 T762 2
values[18] 659 1 T585 33 T383 6 T762 2
values[19] 559 1 T585 16 T383 5 T762 2
values[20] 555 1 T585 24 T383 8 T762 2
values[21] 495 1 T585 23 T383 6 T762 2
values[22] 551 1 T585 30 T383 5 T762 2
values[23] 512 1 T585 28 T383 13 T762 2
values[24] 560 1 T585 36 T383 13 T762 2
values[25] 543 1 T585 54 T383 18 T762 2
values[26] 574 1 T585 28 T383 17 T762 2
values[27] 482 1 T585 24 T383 3 T762 2
values[28] 440 1 T585 44 T383 13 T762 2
values[29] 501 1 T585 30 T383 10 T762 2
values[30] 499 1 T585 23 T383 5 T762 2
values[31] 503 1 T585 38 T383 11 T762 2
values[32] 495 1 T585 33 T383 8 T762 2
values[33] 517 1 T585 23 T383 6 T762 2
values[34] 480 1 T585 55 T383 15 T762 2
values[35] 440 1 T585 18 T383 11 T762 2
values[36] 474 1 T585 12 T383 22 T762 2
values[37] 459 1 T585 27 T383 8 T762 2
values[38] 423 1 T585 11 T383 3 T762 2
values[39] 440 1 T585 21 T383 8 T762 2
values[40] 417 1 T585 33 T383 6 T762 2
values[41] 408 1 T585 30 T383 4 T762 2
values[42] 387 1 T585 17 T383 20 T762 2
values[43] 403 1 T585 11 T383 9 T762 2
values[44] 355 1 T585 22 T383 16 T762 2
values[45] 384 1 T585 7 T383 11 T762 2
values[46] 348 1 T585 13 T762 2 T386 3
values[47] 383 1 T585 18 T762 2 T386 6
values[48] 354 1 T585 23 T762 2 T386 11
values[49] 316 1 T585 13 T762 2 T386 8
values[50] 309 1 T585 39 T762 2 T386 11
values[51] 231 1 T585 1 T762 2 T386 2
values[52] 202 1 T762 2 T412 1 T784 2
values[53] 161 1 T762 2 T412 1 T784 4
values[54] 133 1 T762 2 T412 1 T784 3
values[55] 106 1 T762 2 T412 1 T784 2
values[56] 91 1 T762 2 T412 1 T784 1
values[57] 102 1 T762 2 T412 1 T784 1
values[58] 89 1 T762 2 T412 1 T784 3
values[59] 81 1 T762 2 T412 1 T784 2
values[60] 84 1 T762 2 T412 1 T784 4
values[61] 67 1 T762 2 T412 1 T784 4
values[62] 61 1 T762 2 T412 1 T784 3
values[63] 82 1 T762 2 T412 1 T784 3
values[64] 91 1 T762 2 T412 1 T784 4
values[65] 89 1 T762 2 T412 1 T784 4
values[66] 89 1 T762 2 T412 1 T784 2
values[67] 99 1 T762 2 T412 1 T784 4
values[68] 125 1 T762 2 T412 1 T784 6
values[69] 94 1 T762 2 T412 1 T784 1
values[70] 79 1 T762 2 T412 1 T784 3
values[71] 87 1 T762 2 T412 1 T784 3
values[72] 95 1 T762 3 T412 1 T784 2
values[73] 71 1 T762 2 T412 1 T784 10
values[74] 79 1 T762 2 T412 1 T784 6
values[75] 54 1 T762 2 T412 1 T784 8
values[76] 78 1 T762 2 T412 1 T784 12
values[77] 76 1 T762 2 T412 1 T784 2
values[78] 85 1 T762 2 T412 1 T784 2
values[79] 86 1 T762 2 T412 1 T784 7
values[80] 71 1 T762 2 T412 1 T784 7
values[81] 89 1 T762 2 T412 1 T784 7
values[82] 84 1 T762 2 T412 1 T784 6
values[83] 91 1 T762 2 T412 1 T784 11
values[84] 98 1 T762 2 T412 1 T784 11
values[85] 82 1 T762 2 T412 2 T784 12
values[86] 59 1 T762 2 T412 1 T784 3
values[87] 88 1 T762 2 T412 1 T784 10
values[88] 90 1 T762 2 T412 1 T784 12
values[89] 74 1 T762 2 T412 1 T784 3
values[90] 87 1 T762 2 T412 1 T510 1
values[91] 65 1 T762 2 T412 1 T510 1
values[92] 49 1 T762 2 T412 1 T510 1
values[93] 46 1 T762 2 T412 1 T510 1
values[94] 53 1 T762 2 T412 1 T510 1
values[95] 59 1 T762 2 T412 1 T510 1
values[96] 62 1 T762 2 T412 1 T510 1
values[97] 56 1 T762 5 T412 1 T510 1
values[98] 70 1 T762 7 T412 2 T510 1
values[99] 71 1 T762 3 T412 3 T510 1
values[100] 70 1 T762 2 T412 3 T510 1
values[101] 54 1 T762 3 T412 2 T510 1
values[102] 32 1 T762 2 T412 2 T510 1
values[103] 50 1 T762 3 T412 1 T510 1
values[104] 41 1 T762 3 T412 3 T510 2
values[105] 54 1 T762 5 T412 3 T510 3
values[106] 62 1 T762 3 T412 4 T510 6
values[107] 63 1 T762 2 T412 2 T510 3
values[108] 39 1 T762 2 T412 1 T510 2
values[109] 37 1 T762 3 T412 3 T510 5
values[110] 50 1 T762 4 T412 2 T510 4
values[111] 43 1 T762 3 T412 3 T510 1
values[112] 49 1 T762 2 T412 4 T510 1
values[113] 44 1 T762 2 T412 2 T510 1
values[114] 45 1 T762 4 T412 6 T510 1
values[115] 32 1 T762 2 T412 2 T510 2
values[116] 44 1 T762 8 T412 3 T510 3
values[117] 49 1 T762 5 T412 1 T510 1
values[118] 39 1 T762 5 T412 1 T510 3
values[119] 42 1 T762 10 T412 1 T510 5
values[120] 38 1 T762 6 T412 1 T510 2
values[121] 48 1 T762 7 T412 2 T510 1
values[122] 39 1 T762 6 T412 1 T510 1
values[123] 45 1 T762 4 T412 3 T510 2
values[124] 35 1 T762 4 T412 2 T510 1
values[125] 31 1 T762 2 T412 2 T510 1
values[126] 98 1 T762 13 T412 3 T510 4
values[127] 1219 1 T762 132 T412 52 T510 62
values[128] 5228 1 T762 529 T412 211 T510 281

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%