dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 146815 1 T62 112 T63 9 T64 2
values[2] 9827 1 T62 1 T64 2 T66 2
values[3] 3467 1 T64 3 T234 49 T395 30
values[4] 1973 1 T64 4 T234 20 T395 22
values[5] 1198 1 T64 5 T234 5 T395 27
values[6] 743 1 T64 7 T234 7 T395 14
values[7] 586 1 T64 3 T234 10 T395 17
values[8] 500 1 T64 3 T234 14 T395 13
values[9] 457 1 T64 3 T234 6 T395 5
values[10] 388 1 T64 1 T234 5 T395 5
values[11] 303 1 T64 2 T234 5 T395 3
values[12] 316 1 T64 3 T234 7 T395 9
values[13] 347 1 T64 3 T234 4 T395 7
values[14] 284 1 T64 1 T234 5 T395 4
values[15] 287 1 T64 2 T234 15 T395 15
values[16] 309 1 T64 2 T234 14 T395 10
values[17] 273 1 T64 2 T234 5 T395 9
values[18] 241 1 T64 2 T234 8 T395 5
values[19] 289 1 T64 2 T234 7 T395 2
values[20] 307 1 T64 5 T234 14 T395 3
values[21] 344 1 T64 5 T234 10 T395 2
values[22] 270 1 T64 5 T234 6 T395 5
values[23] 265 1 T64 4 T234 7 T395 5
values[24] 271 1 T64 4 T234 7 T395 5
values[25] 270 1 T64 4 T234 6 T395 7
values[26] 243 1 T64 1 T234 6 T395 2
values[27] 284 1 T64 1 T234 9 T395 6
values[28] 305 1 T64 2 T234 7 T395 5
values[29] 252 1 T64 1 T234 5 T395 4
values[30] 254 1 T64 13 T234 6 T395 3
values[31] 271 1 T64 8 T234 8 T395 4
values[32] 264 1 T64 4 T234 4 T395 5
values[33] 246 1 T64 2 T234 10 T395 8
values[34] 275 1 T64 5 T234 5 T395 2
values[35] 314 1 T64 3 T234 7 T395 6
values[36] 289 1 T64 3 T234 6 T395 6
values[37] 312 1 T64 3 T234 11 T395 4
values[38] 295 1 T64 5 T234 15 T395 6
values[39] 313 1 T64 3 T234 8 T395 7
values[40] 322 1 T64 5 T234 4 T395 4
values[41] 254 1 T64 5 T234 4 T395 8
values[42] 287 1 T64 1 T234 8 T395 10
values[43] 229 1 T64 5 T234 6 T395 4
values[44] 255 1 T64 3 T234 4 T395 8
values[45] 240 1 T64 3 T234 4 T395 6
values[46] 241 1 T64 5 T234 4 T395 9
values[47] 247 1 T64 5 T234 4 T395 13
values[48] 237 1 T64 7 T234 16 T395 14
values[49] 230 1 T64 13 T234 18 T395 15
values[50] 221 1 T64 3 T234 8 T395 12
values[51] 210 1 T64 3 T234 17 T395 3
values[52] 235 1 T64 3 T234 6 T395 5
values[53] 222 1 T64 3 T234 4 T395 5
values[54] 201 1 T64 4 T234 9 T395 3
values[55] 227 1 T64 2 T234 7 T395 7
values[56] 183 1 T64 2 T234 3 T395 4
values[57] 200 1 T64 1 T234 4 T395 3
values[58] 222 1 T64 1 T234 14 T395 2
values[59] 242 1 T64 7 T234 8 T395 3
values[60] 201 1 T64 1 T234 6 T395 3
values[61] 213 1 T64 1 T234 9 T395 4
values[62] 183 1 T64 3 T234 2 T395 3
values[63] 162 1 T64 2 T395 8 T405 16
values[64] 149 1 T64 5 T395 4 T405 5
values[65] 153 1 T64 3 T395 1 T405 5
values[66] 142 1 T64 1 T405 7 T777 1
values[67] 143 1 T64 3 T405 12 T777 1
values[68] 136 1 T64 1 T405 4 T777 1
values[69] 147 1 T64 2 T405 3 T777 1
values[70] 120 1 T64 4 T405 7 T777 1
values[71] 115 1 T64 3 T405 3 T777 2
values[72] 123 1 T64 1 T777 1 T450 10
values[73] 103 1 T64 1 T777 1 T450 8
values[74] 99 1 T64 4 T777 1 T450 8
values[75] 83 1 T64 4 T777 1 T450 5
values[76] 73 1 T64 1 T777 1 T450 4
values[77] 79 1 T64 5 T777 1 T450 6
values[78] 69 1 T64 2 T777 1 T450 5
values[79] 80 1 T64 3 T777 1 T450 7
values[80] 65 1 T64 2 T777 1 T450 7
values[81] 72 1 T64 1 T777 1 T450 4
values[82] 88 1 T64 13 T777 1 T450 14
values[83] 69 1 T64 9 T777 1 T450 5
values[84] 71 1 T64 3 T777 1 T450 5
values[85] 68 1 T64 9 T777 1 T450 2
values[86] 67 1 T64 10 T777 1 T419 6
values[87] 72 1 T64 2 T777 1 T419 8
values[88] 75 1 T64 1 T777 1 T419 8
values[89] 85 1 T64 1 T777 1 T419 7
values[90] 83 1 T64 3 T777 2 T419 6
values[91] 51 1 T64 1 T777 1 T419 1
values[92] 72 1 T64 2 T777 1 T419 4
values[93] 76 1 T64 8 T777 1 T419 8
values[94] 72 1 T64 3 T777 1 T419 6
values[95] 86 1 T64 1 T777 1 T419 2
values[96] 65 1 T64 1 T777 1 T419 3
values[97] 73 1 T64 1 T777 1 T419 5
values[98] 80 1 T64 1 T777 1 T419 4
values[99] 66 1 T64 3 T777 1 T419 4
values[100] 66 1 T64 2 T777 1 T419 5
values[101] 78 1 T64 2 T777 1 T419 4
values[102] 64 1 T64 1 T777 1 T419 3
values[103] 77 1 T64 2 T777 1 T419 6
values[104] 71 1 T64 4 T777 1 T419 5
values[105] 64 1 T64 1 T777 1 T419 7
values[106] 59 1 T64 4 T777 1 T419 2
values[107] 82 1 T64 4 T777 1 T419 11
values[108] 79 1 T64 1 T777 1 T419 8
values[109] 84 1 T64 1 T777 1 T419 3
values[110] 74 1 T64 1 T777 1 T419 5
values[111] 77 1 T64 4 T777 1 T419 9
values[112] 80 1 T64 2 T777 2 T419 2
values[113] 70 1 T64 6 T777 1 T419 1
values[114] 72 1 T64 5 T777 4 T778 1
values[115] 75 1 T64 6 T777 1 T778 3
values[116] 76 1 T64 2 T777 6 T778 1
values[117] 66 1 T64 1 T777 1 T778 1
values[118] 67 1 T64 2 T777 3 T778 2
values[119] 76 1 T64 2 T777 1 T778 2
values[120] 68 1 T64 6 T777 1 T778 1
values[121] 69 1 T64 3 T777 6 T778 1
values[122] 85 1 T64 5 T777 3 T778 3
values[123] 80 1 T64 9 T777 2 T778 3
values[124] 64 1 T64 7 T777 2 T778 1
values[125] 80 1 T64 7 T777 2 T778 2
values[126] 81 1 T64 12 T777 2 T778 2
values[127] 882 1 T64 32 T777 27 T778 22
values[128] 8813 1 T64 12 T777 335 T778 401


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 157536 1 T62 95 T63 4 T105 2
values[2] 4534 1 T395 80 T696 2 T484 6
values[3] 2154 1 T395 96 T696 1 T484 2
values[4] 1571 1 T395 64 T484 1 T404 85
values[5] 1217 1 T395 46 T404 40 T455 16
values[6] 922 1 T395 7 T404 10 T455 3
values[7] 916 1 T395 9 T404 2 T779 1
values[8] 976 1 T395 11 T779 1 T570 4
values[9] 949 1 T395 5 T779 1 T636 21
values[10] 759 1 T779 1 T636 15 T780 10
values[11] 754 1 T779 1 T636 31 T780 5
values[12] 715 1 T779 1 T636 21 T780 11
values[13] 613 1 T779 1 T636 16 T780 16
values[14] 597 1 T779 1 T636 30 T780 19
values[15] 561 1 T779 1 T636 17 T780 28
values[16] 544 1 T779 1 T636 5 T780 21
values[17] 486 1 T779 1 T636 6 T780 7
values[18] 434 1 T779 1 T636 18 T780 7
values[19] 426 1 T779 1 T636 40 T780 14
values[20] 395 1 T779 1 T636 26 T780 27
values[21] 383 1 T779 1 T636 19 T780 29
values[22] 353 1 T779 1 T636 13 T780 19
values[23] 366 1 T779 1 T636 2 T780 10
values[24] 306 1 T779 1 T780 8 T781 1
values[25] 262 1 T779 1 T780 4 T781 1
values[26] 231 1 T779 1 T780 1 T781 1
values[27] 187 1 T779 1 T781 1 T782 1
values[28] 217 1 T779 1 T781 1 T782 1
values[29] 196 1 T779 1 T781 1 T782 1
values[30] 111 1 T779 1 T781 1 T782 1
values[31] 93 1 T779 1 T781 1 T782 1
values[32] 101 1 T779 1 T781 1 T782 1
values[33] 102 1 T779 1 T781 1 T782 1
values[34] 100 1 T779 1 T781 1 T782 1
values[35] 81 1 T779 1 T781 1 T782 1
values[36] 83 1 T779 1 T781 1 T782 1
values[37] 80 1 T779 1 T781 1 T782 1
values[38] 95 1 T779 1 T781 1 T782 1
values[39] 77 1 T779 1 T781 1 T782 1
values[40] 90 1 T779 1 T781 1 T782 1
values[41] 78 1 T779 1 T781 1 T782 1
values[42] 70 1 T779 1 T781 1 T782 1
values[43] 68 1 T779 1 T781 1 T782 1
values[44] 59 1 T779 1 T781 1 T782 1
values[45] 51 1 T779 1 T781 1 T782 1
values[46] 54 1 T779 1 T781 1 T782 1
values[47] 60 1 T779 1 T781 1 T782 1
values[48] 54 1 T779 1 T781 1 T782 1
values[49] 61 1 T779 1 T781 1 T782 1
values[50] 56 1 T779 1 T781 1 T782 1
values[51] 47 1 T779 1 T781 1 T782 1
values[52] 50 1 T779 1 T781 1 T782 1
values[53] 57 1 T779 1 T781 1 T782 1
values[54] 57 1 T779 1 T781 1 T782 1
values[55] 60 1 T779 1 T781 1 T782 1
values[56] 51 1 T779 1 T781 1 T782 1
values[57] 60 1 T779 1 T781 1 T782 1
values[58] 58 1 T779 1 T781 1 T782 1
values[59] 61 1 T779 1 T781 1 T782 1
values[60] 54 1 T779 1 T781 1 T782 1
values[61] 58 1 T779 1 T781 1 T782 1
values[62] 41 1 T779 1 T781 1 T782 1
values[63] 52 1 T779 1 T781 1 T782 1
values[64] 49 1 T779 1 T781 1 T782 1
values[65] 51 1 T779 2 T781 1 T782 1
values[66] 44 1 T779 1 T781 1 T782 1
values[67] 51 1 T779 1 T781 1 T782 1
values[68] 46 1 T779 1 T781 1 T782 1
values[69] 49 1 T779 1 T781 1 T782 1
values[70] 54 1 T779 1 T781 1 T782 1
values[71] 56 1 T779 1 T781 1 T782 1
values[72] 53 1 T779 1 T781 1 T782 1
values[73] 51 1 T779 1 T781 1 T782 1
values[74] 50 1 T779 1 T781 1 T782 1
values[75] 50 1 T779 1 T781 1 T782 1
values[76] 56 1 T779 1 T781 1 T782 1
values[77] 67 1 T779 1 T781 1 T782 1
values[78] 56 1 T779 1 T781 1 T782 1
values[79] 63 1 T779 1 T781 1 T782 1
values[80] 85 1 T779 1 T781 1 T782 1
values[81] 69 1 T779 1 T781 1 T782 1
values[82] 61 1 T779 1 T781 1 T782 1
values[83] 76 1 T779 1 T781 1 T782 1
values[84] 68 1 T779 1 T781 1 T782 1
values[85] 53 1 T779 1 T781 1 T782 1
values[86] 66 1 T779 1 T781 1 T782 1
values[87] 71 1 T779 1 T781 1 T782 1
values[88] 70 1 T779 1 T781 1 T782 1
values[89] 70 1 T779 1 T781 1 T782 1
values[90] 72 1 T779 1 T781 1 T782 1
values[91] 84 1 T779 1 T781 1 T782 1
values[92] 74 1 T779 1 T781 1 T782 1
values[93] 63 1 T779 1 T781 1 T782 1
values[94] 67 1 T779 1 T781 1 T782 1
values[95] 73 1 T779 1 T781 1 T782 1
values[96] 73 1 T779 1 T781 1 T782 1
values[97] 74 1 T779 1 T781 1 T782 1
values[98] 72 1 T779 1 T781 1 T782 1
values[99] 67 1 T779 1 T781 1 T782 1
values[100] 70 1 T779 1 T781 1 T782 1
values[101] 73 1 T779 1 T781 1 T782 1
values[102] 87 1 T779 1 T781 1 T782 1
values[103] 67 1 T779 1 T781 1 T782 1
values[104] 90 1 T779 1 T781 1 T782 1
values[105] 80 1 T779 1 T781 1 T782 1
values[106] 84 1 T779 1 T781 4 T782 1
values[107] 69 1 T779 1 T781 6 T782 1
values[108] 91 1 T779 1 T781 3 T782 1
values[109] 93 1 T779 1 T781 1 T782 1
values[110] 71 1 T779 1 T781 1 T782 1
values[111] 97 1 T779 6 T781 3 T782 1
values[112] 82 1 T779 2 T781 2 T782 1
values[113] 72 1 T779 6 T781 1 T782 1
values[114] 96 1 T779 2 T781 2 T782 3
values[115] 90 1 T779 1 T781 2 T782 1
values[116] 84 1 T779 1 T781 2 T782 4
values[117] 93 1 T779 1 T781 2 T782 5
values[118] 82 1 T779 1 T781 1 T782 3
values[119] 71 1 T779 2 T781 2 T782 3
values[120] 82 1 T779 4 T781 2 T782 4
values[121] 90 1 T779 3 T781 4 T782 4
values[122] 104 1 T779 2 T781 1 T782 3
values[123] 137 1 T779 6 T781 1 T782 4
values[124] 211 1 T779 6 T781 2 T782 1
values[125] 384 1 T779 4 T781 2 T782 3
values[126] 643 1 T779 9 T781 14 T782 26
values[127] 2351 1 T779 123 T781 111 T782 136
values[128] 4352 1 T779 277 T781 217 T782 227


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 146032 1 T62 123 T63 6 T105 2
values[2] 9725 1 T62 3 T66 107 T397 1
values[3] 3298 1 T66 115 T234 5 T560 6
values[4] 1901 1 T66 79 T234 4 T560 4
values[5] 1304 1 T66 48 T637 10 T572 5
values[6] 915 1 T66 47 T637 4 T572 10
values[7] 606 1 T66 33 T572 10 T781 1
values[8] 498 1 T66 21 T781 1 T556 7
values[9] 469 1 T66 16 T781 1 T556 3
values[10] 358 1 T66 13 T781 1 T556 5
values[11] 317 1 T66 2 T781 1 T556 4
values[12] 277 1 T781 1 T556 3 T534 8
values[13] 329 1 T781 1 T556 2 T534 6
values[14] 315 1 T781 1 T556 2 T534 5
values[15] 273 1 T781 1 T556 3 T534 5
values[16] 296 1 T781 1 T556 2 T534 16
values[17] 251 1 T781 1 T556 6 T534 3
values[18] 285 1 T781 1 T556 6 T534 5
values[19] 301 1 T781 1 T534 2 T429 20
values[20] 260 1 T781 1 T534 3 T429 8
values[21] 275 1 T781 1 T534 13 T429 11
values[22] 307 1 T781 1 T534 20 T429 6
values[23] 241 1 T781 1 T534 5 T429 12
values[24] 226 1 T781 1 T534 6 T429 8
values[25] 232 1 T781 1 T534 7 T429 8
values[26] 238 1 T781 1 T534 11 T429 7
values[27] 263 1 T781 1 T534 8 T429 4
values[28] 266 1 T781 1 T534 8 T429 4
values[29] 249 1 T781 1 T534 7 T429 6
values[30] 277 1 T781 1 T534 16 T429 6
values[31] 261 1 T781 1 T534 14 T429 5
values[32] 215 1 T781 1 T534 4 T429 5
values[33] 266 1 T781 1 T534 2 T429 8
values[34] 281 1 T781 1 T534 3 T429 9
values[35] 277 1 T781 1 T534 10 T429 11
values[36] 259 1 T781 1 T534 9 T429 10
values[37] 253 1 T781 1 T534 8 T429 10
values[38] 252 1 T781 1 T534 5 T429 3
values[39] 273 1 T781 1 T534 10 T429 9
values[40] 226 1 T781 1 T534 4 T429 10
values[41] 219 1 T781 1 T534 9 T429 4
values[42] 248 1 T781 1 T534 17 T429 7
values[43] 229 1 T781 1 T534 5 T429 5
values[44] 275 1 T781 1 T534 18 T429 3
values[45] 238 1 T781 1 T534 5 T429 3
values[46] 210 1 T781 1 T534 3 T429 11
values[47] 256 1 T781 1 T429 2 T418 9
values[48] 197 1 T781 1 T429 3 T418 9
values[49] 171 1 T781 1 T429 4 T418 4
values[50] 202 1 T781 1 T429 6 T418 8
values[51] 226 1 T781 1 T429 3 T418 6
values[52] 153 1 T781 1 T429 5 T418 6
values[53] 157 1 T781 1 T429 6 T418 8
values[54] 206 1 T781 1 T429 14 T418 12
values[55] 204 1 T781 1 T429 6 T418 8
values[56] 167 1 T781 1 T429 9 T418 11
values[57] 171 1 T781 1 T429 19 T418 9
values[58] 146 1 T781 1 T429 7 T418 9
values[59] 175 1 T781 1 T418 2 T555 3
values[60] 159 1 T781 1 T555 4 T487 6
values[61] 142 1 T781 1 T555 2 T487 3
values[62] 161 1 T781 1 T555 7 T487 5
values[63] 184 1 T781 1 T555 28 T487 19
values[64] 199 1 T781 1 T555 55 T487 10
values[65] 162 1 T781 1 T555 18 T487 13
values[66] 143 1 T781 1 T487 10 T783 1
values[67] 129 1 T781 1 T487 4 T783 2
values[68] 124 1 T781 1 T487 5 T783 1
values[69] 106 1 T781 1 T487 10 T783 1
values[70] 88 1 T781 1 T487 4 T783 1
values[71] 93 1 T781 1 T487 4 T783 1
values[72] 82 1 T781 1 T783 1 T784 1
values[73] 95 1 T781 1 T783 1 T784 4
values[74] 85 1 T781 1 T783 1 T784 3
values[75] 104 1 T781 1 T783 1 T784 2
values[76] 83 1 T781 2 T783 1 T784 4
values[77] 85 1 T781 1 T783 1 T784 6
values[78] 70 1 T781 1 T783 1 T784 3
values[79] 81 1 T781 1 T783 1 T784 4
values[80] 77 1 T781 1 T783 1 T784 4
values[81] 73 1 T781 1 T783 1 T784 3
values[82] 87 1 T781 1 T783 1 T784 16
values[83] 85 1 T781 1 T783 1 T784 6
values[84] 89 1 T781 1 T783 1 T784 9
values[85] 75 1 T781 1 T783 1 T784 6
values[86] 74 1 T781 1 T783 1 T784 9
values[87] 59 1 T781 1 T783 1 T784 8
values[88] 95 1 T781 1 T783 1 T784 8
values[89] 93 1 T781 1 T783 1 T784 12
values[90] 78 1 T781 1 T783 1 T784 11
values[91] 69 1 T781 1 T783 1 T784 6
values[92] 75 1 T781 1 T783 1 T784 3
values[93] 67 1 T781 1 T783 1 T784 4
values[94] 74 1 T781 1 T783 1 T784 4
values[95] 62 1 T781 1 T783 1 T784 12
values[96] 73 1 T781 1 T783 1 T784 4
values[97] 72 1 T781 2 T783 1 T784 7
values[98] 89 1 T781 3 T783 1 T784 12
values[99] 84 1 T781 5 T783 1 T784 3
values[100] 75 1 T781 1 T783 1 T784 3
values[101] 67 1 T781 1 T783 1 T784 3
values[102] 87 1 T781 5 T783 1 T784 9
values[103] 81 1 T781 1 T783 2 T784 6
values[104] 81 1 T781 3 T783 1 T784 4
values[105] 78 1 T781 1 T783 1 T784 2
values[106] 78 1 T781 2 T783 2 T784 6
values[107] 68 1 T781 1 T783 1 T784 4
values[108] 73 1 T781 1 T783 1 T784 6
values[109] 85 1 T781 2 T783 3 T784 16
values[110] 73 1 T781 3 T783 3 T784 8
values[111] 55 1 T781 1 T783 2 T784 4
values[112] 78 1 T781 4 T783 2 T784 1
values[113] 71 1 T781 8 T783 1 T784 3
values[114] 76 1 T781 3 T783 1 T784 5
values[115] 73 1 T781 3 T783 1 T784 4
values[116] 69 1 T781 1 T783 3 T784 1
values[117] 59 1 T781 1 T783 4 T784 3
values[118] 46 1 T781 1 T783 1 T784 1
values[119] 66 1 T781 4 T783 4 T784 3
values[120] 54 1 T781 2 T783 1 T784 4
values[121] 55 1 T781 1 T783 3 T784 4
values[122] 59 1 T781 1 T783 1 T784 4
values[123] 53 1 T781 1 T783 1 T784 2
values[124] 72 1 T781 2 T783 7 T784 5
values[125] 89 1 T781 1 T783 2 T434 1
values[126] 130 1 T781 1 T783 2 T434 1
values[127] 871 1 T781 34 T783 29 T434 42
values[128] 7023 1 T781 370 T783 281 T434 331

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%