dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 192 0 192 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 1306136 1 T61 796 T62 532 T63 2031
values[2] 78211 1 T61 75 T62 151 T63 241
values[3] 10617 1 T61 1 T62 49 T63 16
values[4] 3145 1 T62 14 T487 11 T727 3
values[5] 1461 1 T62 4 T487 4 T727 1
values[6] 1059 1 T62 2 T487 2 T403 18
values[7] 867 1 T62 2 T487 1 T403 38
values[8] 677 1 T62 1 T487 1 T403 20
values[9] 626 1 T62 1 T487 1 T403 28
values[10] 560 1 T62 1 T487 1 T403 22
values[11] 513 1 T62 1 T487 1 T403 30
values[12] 446 1 T62 1 T487 1 T403 21
values[13] 432 1 T62 1 T487 1 T403 10
values[14] 471 1 T62 1 T487 1 T403 18
values[15] 511 1 T62 1 T487 1 T403 22
values[16] 523 1 T62 1 T487 1 T403 14
values[17] 484 1 T62 1 T487 1 T403 14
values[18] 444 1 T62 1 T487 1 T403 13
values[19] 410 1 T62 1 T487 1 T403 10
values[20] 353 1 T62 1 T487 1 T403 10
values[21] 380 1 T62 1 T487 1 T403 3
values[22] 432 1 T62 1 T487 1 T403 9
values[23] 424 1 T62 1 T487 1 T403 16
values[24] 468 1 T62 1 T487 1 T403 10
values[25] 484 1 T62 1 T487 1 T403 25
values[26] 461 1 T62 1 T487 1 T403 30
values[27] 475 1 T62 1 T487 1 T403 39
values[28] 395 1 T62 1 T487 1 T403 36
values[29] 343 1 T62 1 T487 1 T403 21
values[30] 377 1 T62 1 T487 1 T403 23
values[31] 347 1 T62 1 T487 1 T403 37
values[32] 331 1 T62 1 T487 1 T403 32
values[33] 317 1 T62 1 T487 1 T403 20
values[34] 316 1 T62 1 T487 1 T403 24
values[35] 304 1 T62 1 T487 1 T403 29
values[36] 335 1 T62 1 T487 1 T403 39
values[37] 343 1 T62 1 T487 1 T403 52
values[38] 319 1 T62 1 T487 1 T403 45
values[39] 307 1 T62 1 T487 1 T403 45
values[40] 215 1 T62 1 T487 1 T403 28
values[41] 231 1 T62 1 T487 1 T403 33
values[42] 274 1 T62 1 T487 1 T403 58
values[43] 264 1 T62 1 T487 1 T403 47
values[44] 315 1 T62 1 T487 1 T403 26
values[45] 309 1 T62 1 T487 1 T403 39
values[46] 269 1 T62 1 T487 1 T403 42
values[47] 301 1 T62 1 T487 1 T403 54
values[48] 342 1 T62 1 T487 1 T403 44
values[49] 313 1 T62 1 T487 1 T403 55
values[50] 225 1 T62 1 T487 1 T403 43
values[51] 188 1 T62 1 T487 1 T403 19
values[52] 206 1 T62 1 T487 1 T403 9
values[53] 202 1 T62 1 T487 1 T403 14
values[54] 225 1 T62 1 T487 1 T403 8
values[55] 189 1 T62 1 T487 1 T403 14
values[56] 176 1 T62 1 T487 1 T403 18
values[57] 214 1 T62 1 T487 1 T403 20
values[58] 177 1 T62 1 T487 1 T403 5
values[59] 167 1 T62 1 T487 1 T403 7
values[60] 193 1 T62 1 T487 1 T403 5
values[61] 195 1 T62 1 T487 1 T403 2
values[62] 158 1 T62 1 T487 1 T666 9
values[63] 160 1 T62 1 T487 1 T666 6
values[64] 145 1 T62 1 T487 1 T666 4
values[65] 179 1 T62 1 T487 1 T666 1
values[66] 225 1 T62 1 T487 1 T666 1
values[67] 226 1 T62 1 T487 1 T666 2
values[68] 177 1 T62 1 T487 1 T666 1
values[69] 187 1 T62 1 T487 1 T666 3
values[70] 164 1 T62 1 T487 1 T666 7
values[71] 212 1 T62 1 T487 1 T666 11
values[72] 206 1 T62 1 T487 1 T666 19
values[73] 198 1 T62 1 T487 1 T666 14
values[74] 180 1 T62 1 T487 1 T666 5
values[75] 164 1 T62 1 T487 1 T666 7
values[76] 155 1 T62 1 T487 1 T666 3
values[77] 149 1 T62 1 T487 1 T666 3
values[78] 180 1 T62 1 T487 1 T666 7
values[79] 169 1 T62 1 T487 1 T666 8
values[80] 162 1 T62 1 T487 1 T666 3
values[81] 129 1 T62 1 T487 1 T666 1
values[82] 137 1 T62 1 T487 1 T666 7
values[83] 128 1 T62 1 T487 1 T666 6
values[84] 142 1 T62 1 T487 1 T666 2
values[85] 163 1 T62 1 T487 1 T666 3
values[86] 153 1 T62 1 T487 1 T666 2
values[87] 155 1 T62 1 T487 1 T666 2
values[88] 156 1 T62 1 T487 2 T666 4
values[89] 152 1 T62 1 T487 1 T666 4
values[90] 191 1 T62 1 T487 5 T666 12
values[91] 193 1 T62 1 T487 2 T666 7
values[92] 210 1 T62 1 T487 1 T666 5
values[93] 232 1 T62 1 T487 1 T666 3
values[94] 205 1 T62 2 T487 2 T666 7
values[95] 183 1 T62 1 T487 4 T666 1
values[96] 185 1 T62 1 T487 3 T666 2
values[97] 158 1 T62 1 T487 3 T666 5
values[98] 135 1 T62 1 T487 2 T666 7
values[99] 145 1 T62 1 T487 1 T666 2
values[100] 147 1 T62 1 T487 1 T666 3
values[101] 143 1 T62 1 T487 1 T666 7
values[102] 197 1 T62 1 T487 8 T666 9
values[103] 216 1 T62 1 T487 3 T666 33
values[104] 190 1 T62 1 T487 1 T666 25
values[105] 164 1 T62 1 T487 2 T666 18
values[106] 183 1 T62 1 T487 1 T666 30
values[107] 188 1 T62 1 T487 5 T666 22
values[108] 176 1 T62 1 T487 1 T666 20
values[109] 222 1 T62 1 T487 1 T666 29
values[110] 186 1 T62 1 T487 2 T666 21
values[111] 169 1 T62 1 T487 1 T666 11
values[112] 171 1 T62 1 T487 1 T666 3
values[113] 163 1 T62 1 T487 4 T819 10
values[114] 182 1 T62 1 T487 2 T819 18
values[115] 151 1 T62 1 T487 3 T819 6
values[116] 162 1 T62 1 T487 2 T819 12
values[117] 178 1 T62 1 T487 2 T819 19
values[118] 186 1 T62 1 T487 3 T819 10
values[119] 182 1 T62 1 T487 1 T819 14
values[120] 206 1 T62 1 T487 1 T819 17
values[121] 213 1 T62 1 T487 1 T819 14
values[122] 184 1 T62 1 T487 4 T819 4
values[123] 182 1 T62 1 T487 2 T819 6
values[124] 187 1 T62 1 T487 2 T819 11
values[125] 159 1 T62 1 T487 2 T819 15
values[126] 172 1 T62 1 T487 1 T819 17
values[127] 219 1 T62 1 T487 3 T819 18
values[128] 273 1 T62 1 T487 3 T819 21
values[129] 224 1 T62 1 T487 1 T819 23
values[130] 125 1 T62 1 T487 2 T819 19
values[131] 138 1 T62 1 T487 2 T819 45
values[132] 129 1 T62 1 T487 1 T819 33
values[133] 133 1 T62 1 T487 2 T819 22
values[134] 135 1 T62 1 T487 1 T819 18
values[135] 140 1 T62 1 T487 1 T819 11
values[136] 157 1 T62 1 T487 4 T819 2
values[137] 146 1 T62 1 T487 1 T819 2
values[138] 136 1 T62 1 T487 1 T819 3
values[139] 127 1 T62 1 T487 1 T819 4
values[140] 109 1 T62 1 T487 1 T819 1
values[141] 105 1 T62 1 T487 1 T819 1
values[142] 111 1 T62 1 T487 1 T819 7
values[143] 110 1 T62 1 T487 3 T819 7
values[144] 119 1 T62 1 T487 2 T819 8
values[145] 98 1 T62 1 T487 2 T819 4
values[146] 100 1 T62 1 T487 1 T819 3
values[147] 103 1 T62 1 T487 2 T819 10
values[148] 133 1 T62 1 T487 1 T819 12
values[149] 133 1 T62 1 T487 1 T819 7
values[150] 130 1 T62 1 T487 2 T819 8
values[151] 148 1 T62 1 T487 3 T819 17
values[152] 125 1 T62 1 T487 1 T819 2
values[153] 114 1 T62 1 T487 1 T421 1
values[154] 137 1 T62 1 T487 1 T421 2
values[155] 123 1 T62 1 T487 3 T421 2
values[156] 111 1 T62 1 T487 2 T421 2
values[157] 117 1 T62 1 T487 1 T421 1
values[158] 110 1 T62 1 T487 1 T421 1
values[159] 116 1 T62 1 T487 2 T421 1
values[160] 125 1 T62 1 T487 1 T421 2
values[161] 124 1 T62 1 T487 2 T421 1
values[162] 83 1 T62 1 T487 1 T421 2
values[163] 123 1 T62 1 T487 2 T421 2
values[164] 129 1 T62 1 T487 1 T421 2
values[165] 148 1 T62 1 T487 1 T421 1
values[166] 128 1 T62 1 T487 2 T421 3
values[167] 131 1 T62 1 T487 1 T421 2
values[168] 138 1 T62 2 T487 2 T421 1
values[169] 113 1 T62 1 T487 1 T421 3
values[170] 131 1 T62 1 T487 1 T421 1
values[171] 122 1 T62 1 T487 1 T421 1
values[172] 131 1 T62 1 T487 1 T421 1
values[173] 116 1 T62 1 T487 1 T421 4
values[174] 110 1 T62 1 T487 1 T421 1
values[175] 122 1 T62 2 T487 1 T421 2
values[176] 116 1 T62 2 T487 1 T421 2
values[177] 119 1 T62 2 T487 1 T421 3
values[178] 154 1 T62 2 T487 1 T421 1
values[179] 148 1 T62 1 T487 1 T421 2
values[180] 159 1 T62 2 T487 2 T421 1
values[181] 163 1 T62 2 T487 4 T421 3
values[182] 131 1 T62 1 T487 1 T421 4
values[183] 123 1 T62 2 T487 6 T421 1
values[184] 145 1 T62 3 T487 4 T421 4
values[185] 114 1 T62 1 T487 2 T421 3
values[186] 150 1 T62 1 T487 6 T421 6
values[187] 142 1 T62 3 T487 1 T421 1
values[188] 203 1 T62 1 T487 1 T421 3
values[189] 420 1 T62 1 T487 1 T421 3
values[190] 1016 1 T62 2 T487 1 T421 1
values[191] 2287 1 T62 53 T487 29 T421 39
values[192] 8259 1 T62 438 T487 390 T421 382

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%