Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       16500
 SUB-EXPRESSION (addr_hit[113] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[114] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[115] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[116] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[117] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[118] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT122,T123,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[119] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT122,T123,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[120] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[121] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[122] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[123] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[124] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[125] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[126] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[127] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T25,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[128] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T25,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[129] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[130] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[131] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[132] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[133] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[134] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[135] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[136] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[137] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[138] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[139] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[140] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[141] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[142] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[143] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[144] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[145] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[146] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[147] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[148] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[149] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT4,T123,T1
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[150] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T229,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[151] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[152] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[153] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T110
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[154] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[155] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[156] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T74,T180
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[157] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T74,T180
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[158] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T74,T180
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[159] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T74,T180
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[160] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T74,T180
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[161] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[162] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT17,T123,T73
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[163] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT17,T123,T73
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[164] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[165] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[166] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[167] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[168] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T173,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[169] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[170] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[171] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T84,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[172] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[173] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[174] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[175] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[176] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[177] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[178] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T84,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[179] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[180] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T84,T135
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[181] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T135,T257
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[182] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT64
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[183] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT64
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[184] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT64
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[185] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT64
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[186] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT337,T306,T338
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[187] & ((|(4'b0111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT64
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[188] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT28,T123,T104
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[189] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT28,T123,T312
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[190] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT123,T25,T52
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[191] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT18,T44,T122
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[192] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT4,T18,T44
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[193] & ((|(4'b0111 & (~reg_be)))))
                 ------1------   -------------2------------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT17,T123,T73
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[194] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT4,T17,T18
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[195] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT4,T17,T18
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[196] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT257,T64,T258
11Not Covered

 LINE       16500
 SUB-EXPRESSION (addr_hit[197] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------
-1--2-StatusTests
01CoveredT4,T6,T17
10CoveredT6,T108,T64
11Not Covered

 LINE       16702
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT4,T5,T6
110Not Covered
111CoveredT257,T64,T258

 LINE       16705
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16708
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16711
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16714
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16717
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16720
 EXPRESSION (addr_hit[6] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16723
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16726
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T308,T324

 LINE       16729
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16732
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16735
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16738
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16741
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16744
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16747
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16750
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16753
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16756
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16759
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16762
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16765
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16768
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16771
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16774
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T104,T78

 LINE       16777
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16780
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16783
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16786
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16789
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16792
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16795
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16798
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT28,T123,T312

 LINE       16801
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16804
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16807
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16810
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16813
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16816
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16819
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16822
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16825
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16828
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16831
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16834
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16837
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16840
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16843
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16846
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16849
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16852
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16855
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16858
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16861
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16864
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16867
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16870
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16873
 EXPRESSION (addr_hit[57] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16876
 EXPRESSION (addr_hit[58] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16879
 EXPRESSION (addr_hit[59] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16882
 EXPRESSION (addr_hit[60] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16885
 EXPRESSION (addr_hit[61] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16888
 EXPRESSION (addr_hit[62] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16891
 EXPRESSION (addr_hit[63] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16894
 EXPRESSION (addr_hit[64] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16897
 EXPRESSION (addr_hit[65] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T25,T52

 LINE       16900
 EXPRESSION (addr_hit[66] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T52,T135

 LINE       16903
 EXPRESSION (addr_hit[67] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T52,T135

 LINE       16906
 EXPRESSION (addr_hit[68] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T25,T52

 LINE       16909
 EXPRESSION (addr_hit[69] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T25,T52

 LINE       16912
 EXPRESSION (addr_hit[70] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T52,T135

 LINE       16915
 EXPRESSION (addr_hit[71] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257

 LINE       16918
 EXPRESSION (addr_hit[72] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T6,T17
101CoveredT64
110Not Covered
111CoveredT123,T135,T257
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%