Unified Coverage Report :: Cond split page

Go back

 LINE       16856
 SUB-EXPRESSION (addr_hit[103] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[104] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[105] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[106] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[107] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[108] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[109] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[110] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[111] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[112] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[113] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[114] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T204,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[115] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[116] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T203,T92,T204
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[117] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T203,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[118] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[119] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T203,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[120] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T203,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[121] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T203,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[122] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[123] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[124] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[125] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[126] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[127] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T86,T77
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[128] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T86,T77
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[129] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T86,T77
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[130] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T86,T77
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[131] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T39
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[132] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T39
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[133] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[134] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[135] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[136] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[137] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[138] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[139] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[140] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[141] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[142] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[143] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[144] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[145] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[146] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[147] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[148] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[149] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[150] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[151] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[152] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[153] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T31,T1,T28
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[154] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[155] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[156] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T143,T86
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[157] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T19,T143,T86
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[158] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[159] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[160] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T150,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[161] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T150,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[162] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T150,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[163] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T150,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[164] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T150,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[165] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[166] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T94,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[167] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T94,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[168] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[169] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[170] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[171] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[172] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T107,T174,T92
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[173] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[174] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[175] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T152,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[176] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[177] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[178] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[179] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[180] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[181] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[182] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T152,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[183] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[184] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T152,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[185] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T92,T175,T254
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[186] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[187] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[188] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[189] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[190] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T359,T376,T377
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[191] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[192] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T32,T42,T43
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[193] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T32,T42,T43
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[194] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T30,T92,T175
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[195] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T30,T19,T86
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[196] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T31,T19,T1
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[197] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T144,T94,T150
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[198] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T31,T32,T19
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[199] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T30,T31,T32
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[200] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T254,T255,T26
1	1	Not Covered

 LINE       16856
 SUB-EXPRESSION (addr_hit[201] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T30,T31,T32
1	0	Covered	T78,T79,T80
1	1	Not Covered

 LINE       17062
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T4,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T254,T255,T26

 LINE       17065
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17068
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17071
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17074
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17077
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17080
 EXPRESSION (addr_hit[6] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17083
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17086
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17089
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T321,T322,T92

 LINE       17092
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17095
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17098
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17101
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17104
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17107
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17110
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17113
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17116
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T269,T175

 LINE       17119
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17122
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17125
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17128
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17131
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17134
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17137
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17140
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17143
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T165

 LINE       17146
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17149
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17152
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17155
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17158
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17161
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17164
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17167
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17170
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T32,T42,T43

 LINE       17173
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17176
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17179
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17182
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17185
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17188
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17191
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17194
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17197
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17200
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17203
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17206
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17209
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17212
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17215
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17218
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17221
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17224
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17227
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17230
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17233
 EXPRESSION (addr_hit[57] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254

 LINE       17236
 EXPRESSION (addr_hit[58] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T30,T31,T32
1	0	1	Covered	T26
1	1	0	Not Covered
1	1	1	Covered	T92,T175,T254