Unified Coverage Report :: Cond split page

Go back

 LINE       36586
 EXPRESSION (addr_hit[530] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T473,T460
1	1	1	Covered	T7,T142,T143

 LINE       36589
 EXPRESSION (addr_hit[531] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T473,T478,T681
1	1	1	Covered	T7,T142,T143

 LINE       36592
 EXPRESSION (addr_hit[532] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T498,T591
1	1	1	Covered	T7,T142,T143

 LINE       36595
 EXPRESSION (addr_hit[533] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T448,T488,T571
1	1	1	Covered	T7,T142,T143

 LINE       36598
 EXPRESSION (addr_hit[534] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T442,T520,T455
1	1	1	Covered	T7,T426,T142

 LINE       36601
 EXPRESSION (addr_hit[535] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T430,T473,T583
1	1	1	Covered	T12,T13,T7

 LINE       36603
 EXPRESSION (addr_hit[536] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T545,T524
1	1	1	Covered	T7,T142,T143

 LINE       36605
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T522,T540,T521
1	1	1	Covered	T7,T142,T143

 LINE       36607
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T488,T460,T598
1	1	1	Covered	T7,T72,T142

 LINE       36609
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T472,T479,T582
1	1	1	Covered	T7,T142,T143

 LINE       36611
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T438,T474
1	1	1	Covered	T1,T2,T3

 LINE       36613
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T436,T475
1	1	1	Covered	T7,T16,T142

 LINE       36615
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T489,T438,T473
1	1	1	Covered	T7,T17,T142

 LINE       36617
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T520,T475
1	1	1	Covered	T12,T13,T7

 LINE       36621
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T646,T450,T661
1	1	1	Covered	T7,T142,T143

 LINE       36625
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T545,T473,T521
1	1	1	Covered	T7,T142,T143

 LINE       36629
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T430,T520
1	1	1	Covered	T7,T142,T143

 LINE       36633
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T572,T430
1	1	1	Covered	T7,T142,T143

 LINE       36637
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T356,T511,T435
1	1	1	Covered	T1,T2,T3

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T456,T520,T479
1	1	1	Covered	T7,T16,T142

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T435,T440,T684
1	1	1	Covered	T7,T17,T142

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T520,T464
1	1	1	Covered	T7,T142,T143

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T456,T430
1	1	1	Covered	T398,T399,T7

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T446,T520,T486
1	1	1	Covered	T7,T142,T143

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T449,T498
1	1	1	Covered	T7,T142,T143

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T435,T449,T526
1	1	1	Covered	T7,T72,T142

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T449,T498
1	1	1	Covered	T7,T142,T143

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T520,T685
1	1	1	Covered	T7,T416,T142

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T520,T554
1	1	1	Covered	T7,T72,T142

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T438,T474
1	1	1	Covered	T12,T13,T7

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T452,T521
1	1	1	Covered	T7,T142,T143

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T455,T521,T556
1	1	1	Covered	T7,T426,T142

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T520,T449
1	1	1	Covered	T7,T142,T143

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T498,T437
1	1	1	Covered	T7,T142,T143

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T455,T440,T473
1	1	1	Covered	T1,T2,T3

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T520,T473,T441
1	1	1	Covered	T7,T16,T142

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T511,T448,T446
1	1	1	Covered	T7,T17,T142

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T18
1	0	1	Covered	T4,T5,T18
1	1	0	Covered	T430,T520,T438
1	1	1	Covered	T1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T1,T2,T3