Unified Coverage Report :: Cond split page

Go back

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T523
1	1	1	Covered	T1,T372,T411

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T523
1	1	1	Covered	T1,T372,T412

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T405
1	1	1	Covered	T1,T372,T374

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T412
1	1	1	Covered	T1,T7,T8

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T523,T522
1	1	1	Covered	T1,T372,T414

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T525
1	1	1	Covered	T1,T372,T412

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T510,T520,T523
1	1	1	Covered	T1,T372,T374

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T490,T411
1	1	1	Covered	T1,T146,T379

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T411,T395
1	1	1	Covered	T1,T372,T416

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T605,T492
1	1	1	Covered	T1,T372,T411

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T510,T525,T599
1	1	1	Covered	T1,T10,T11

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T520,T432
1	1	1	Covered	T1,T406,T372

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T547,T522
1	1	1	Covered	T1,T372,T505

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T511,T510
1	1	1	Covered	T1,T9,T506

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T523,T522
1	1	1	Covered	T1,T506,T372

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T510,T409,T523
1	1	1	Covered	T1,T2,T3

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T523,T555,T531
1	1	1	Covered	T1,T372,T507

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T395,T523
1	1	1	Covered	T1,T372,T374

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T18
1	0	1	Covered	T4,T6,T18
1	1	0	Covered	T147,T510,T414
1	1	1	Covered	T1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T1,T2,T3