Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[21].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[21].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T86,T65,T2 |
0 | 1 | Covered | T86,T208,T209 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T86,T104,T32 |
1 | 1 | Covered | T35,T36,T40 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T86,T208,T209 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T86,T208,T209 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T86,T208,T209 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T86,T208,T209 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[21].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T86,T208,T209 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[21].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[22].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[22].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T49,T50,T137 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T19,T20,T35 |
1 | 1 | Covered | T35,T36,T40 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T20 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T19,T20 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T18,T19,T20 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T20 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T49,T50,T51 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[22].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T18,T19,T20 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T49,T50,T51 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[22].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[23].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[23].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T137,T196,T141 |
1 | 0 | Covered | T35,T36,T40 |
1 | 1 | Covered | T35,T36,T40 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T35,T36 |
1 | 1 | Covered | T35,T36,T40 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T35 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T19,T35 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T18,T19,T35 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T35 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T49,T50,T51 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[23].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T18,T19,T35 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T49,T50,T51 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[23].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[24].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[24].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T137,T196,T141 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T40 |
1 | 1 | Covered | T19,T35,T36 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T19,T35,T36 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T19,T35,T36 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T19,T35,T36 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T49,T50,T51 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[24].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T19,T35,T36 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T49,T50,T51 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[24].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[25].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[25].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T210 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T4,T1,T5 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[25].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[25].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[26].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[26].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T49,T65,T2 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T4,T1,T5 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T4,T1,T5 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T4,T1,T5 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[26].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[26].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[27].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[27].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T53,T65,T2 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T35,T36 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T35,T36 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T18,T35,T36 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T35,T36 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[27].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T18,T35,T36 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[27].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[28].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[28].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T64 |
0 | 1 | Covered | T17,T52,T64 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T20,T35,T36 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T20 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T19,T20 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T18,T19,T20 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T20 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[28].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T18,T19,T20 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[28].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[29].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[29].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T198 |
0 | 1 | Covered | T198,T27,T28 |
1 | 0 | Covered | T35,T37,T40 |
1 | 1 | Covered | T35,T37,T40 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T201,T211 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T201 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T18,T19,T201 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T18,T19,T201 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T18,T19,T201 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[29].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T18,T19,T201 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[29].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[30].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[30].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T17,T52,T64 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T20,T35,T36 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T20,T35,T36 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T20,T35,T36 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T20,T35,T36 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T20,T35,T36 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[30].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T20,T35,T36 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[30].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[31].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[31].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T198 |
0 | 1 | Covered | T28,T43,T29 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T18,T33 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[31].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T18,T33 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[31].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[32].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[32].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T104 |
0 | 1 | Covered | T104,T32,T212 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T212 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T18 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T104,T32,T18 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[32].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T104,T32,T18 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[32].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[33].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[33].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T104 |
0 | 1 | Covered | T104,T32,T212 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T212 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T18 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T104,T32,T18 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[33].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T104,T32,T18 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[33].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[34].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[34].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T104 |
0 | 1 | Covered | T104,T32,T212 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T212 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T104,T32,T18 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T104,T32,T18 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T104,T32,T18 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[34].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T104,T32,T18 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[34].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[35].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[35].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T53 |
0 | 1 | Covered | T17,T52,T53 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T40 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T40 |
1 | 1 | Covered | T32,T33,T84 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T33,T84 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T33,T84 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[35].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T33,T84 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[35].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[36].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[36].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T53 |
0 | 1 | Covered | T17,T52,T53 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T17,T52,T53 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T17,T52,T53 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T17,T52,T53 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T17,T52,T53 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T17,T52,T53 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[36].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T17,T52,T53 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[36].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[37].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[37].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T53 |
0 | 1 | Covered | T17,T52,T53 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T18,T33 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[37].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T18,T33 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[37].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[38].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[38].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T53 |
0 | 1 | Covered | T17,T52,T53 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T18,T33 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[38].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T18,T33 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[38].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[39].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[39].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T17,T52,T53 |
0 | 1 | Covered | T17,T52,T53 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T183 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T33,T84 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T33,T84 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T33,T84 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[39].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T33,T84 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[39].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[40].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[40].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T213,T69,T61 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T18,T33 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[40].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T18,T33 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[40].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[41].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[41].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T65,T2,T32 |
0 | 1 | Covered | T32,T18,T33 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T33,T84 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T33,T84 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T33,T84 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[41].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T33,T84 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[41].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |
Line Coverage for Instance : tb.dut.u_padring.gen_mio_pads[42].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
TOTAL | | 8 | 8 | 100.00 |
CONT_ASSIGN | 39 | 0 | 0 | |
CONT_ASSIGN | 51 | 1 | 1 | 100.00 |
CONT_ASSIGN | 78 | 1 | 1 | 100.00 |
CONT_ASSIGN | 80 | 1 | 1 | 100.00 |
CONT_ASSIGN | 84 | 1 | 1 | 100.00 |
CONT_ASSIGN | 85 | 1 | 1 | 100.00 |
CONT_ASSIGN | 92 | 1 | 1 | 100.00 |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 95 | 1 | 1 | 100.00 |
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' was not found, so annotated line coverage report could not be generated.
Line No. | Covered | Statements | |
39 |
|
unreachable |
51 |
1 |
1 |
78 |
1 |
1 |
80 |
1 |
1 |
84 |
1 |
1 |
85 |
1 |
1 |
92 |
1 |
1 |
93 |
1 |
1 |
95 |
1 |
1 |
Cond Coverage for Instance : tb.dut.u_padring.gen_mio_pads[42].u_mio_pad.gen_generic.u_impl_generic
| Total | Covered | Percent |
Conditions | 33 | 33 | 100.00 |
Logical | 33 | 33 | 100.00 |
Non-Logical | 0 | 0 | |
Event | 0 | 0 | |
LINE 51
EXPRESSION (ie_i & ((~attr_i.input_disable)))
--1- ------------2------------
-1- | -2- | Status | Tests |
0 | 1 | Unreachable | |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T4,T1,T5 |
LINE 78
EXPRESSION (ie ? inout_io : 1'bz)
-1
-1- | Status | Tests |
0 | Covered | T35,T36,T37 |
1 | Covered | T4,T1,T5 |
LINE 80
EXPRESSION (attr_i.invert ^ in_raw_o)
------1------ ----2---
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T68,T213,T69 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 84
EXPRESSION (out_i ^ attr_i.invert)
--1-- ------2------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T4,T1,T5 |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T33,T84 |
1 | 1 | Covered | T35,T36,T37 |
LINE 85
EXPRESSION (oe_i & ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en))))
--1- ---------------------------------2---------------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 85
SUB-EXPRESSION ((attr_i.virt_od_en & ((~gen_bidir.out))) | ((~attr_i.virt_od_en)))
--------------------1------------------- -----------2----------
-1- | -2- | Status | Tests |
0 | 0 | Covered | T35,T36,T37 |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
LINE 85
SUB-EXPRESSION (attr_i.virt_od_en & ((~gen_bidir.out)))
--------1-------- ---------2--------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T35,T36,T37 |
LINE 92
EXPRESSION ((gen_bidir.oe && attr_i.drive_strength[0]) ? gen_bidir.out : 1'bz)
---------------------1--------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
LINE 92
SUB-EXPRESSION (gen_bidir.oe && attr_i.drive_strength[0])
------1----- ------------2-----------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T35,T36,T37 |
1 | 0 | Covered | T32,T18,T33 |
1 | 1 | Covered | T35,T36,T37 |
LINE 93
EXPRESSION ((gen_bidir.oe && ((!attr_i.drive_strength[0]))) ? gen_bidir.out : 1'bz)
-----------------------1-----------------------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T32,T18,T33 |
LINE 93
SUB-EXPRESSION (gen_bidir.oe && ((!attr_i.drive_strength[0])))
------1----- --------------2--------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T4,T1,T5 |
1 | 0 | Covered | T35,T36,T37 |
1 | 1 | Covered | T32,T18,T33 |
LINE 95
EXPRESSION (attr_i.pull_en ? attr_i.pull_select : 1'bz)
-------1------
-1- | Status | Tests |
0 | Covered | T4,T1,T5 |
1 | Covered | T35,T36,T37 |
Branch Coverage for Instance : tb.dut.u_padring.gen_mio_pads[42].u_mio_pad.gen_generic.u_impl_generic
| Line No. | Total | Covered | Percent |
Branches |
|
8 |
8 |
100.00 |
TERNARY |
78 |
2 |
2 |
100.00 |
TERNARY |
92 |
2 |
2 |
100.00 |
TERNARY |
93 |
2 |
2 |
100.00 |
TERNARY |
95 |
2 |
2 |
100.00 |
WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv' or '../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv was not found/opened, so annotated branch coverage report could not be generated.
LineNo. Expression
-1-: 78 (ie) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T4,T1,T5 |
0 |
Covered |
T35,T36,T37 |
LineNo. Expression
-1-: 92 ((gen_bidir.oe && attr_i.drive_strength[0])) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 93 ((gen_bidir.oe && (!attr_i.drive_strength[0]))) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T32,T18,T33 |
0 |
Covered |
T4,T1,T5 |
LineNo. Expression
-1-: 95 (attr_i.pull_en) ?
Branches:
-1- | Status | Tests |
1 |
Covered |
T35,T36,T37 |
0 |
Covered |
T4,T1,T5 |
Assert Coverage for Instance : tb.dut.u_padring.gen_mio_pads[42].u_mio_pad.gen_generic.u_impl_generic
Assertion Details
Name | Attempts | Real Successes | Failures | Incomplete |
AnalogNoScan_A |
980 |
980 |
0 |
0 |
AnalogNoScan_A
Name | Attempts | Real Successes | Failures | Incomplete |
Total |
980 |
980 |
0 |
0 |
T1 |
1 |
1 |
0 |
0 |
T4 |
1 |
1 |
0 |
0 |
T5 |
1 |
1 |
0 |
0 |
T15 |
1 |
1 |
0 |
0 |
T38 |
1 |
1 |
0 |
0 |
T59 |
1 |
1 |
0 |
0 |
T86 |
1 |
1 |
0 |
0 |
T87 |
1 |
1 |
0 |
0 |
T88 |
1 |
1 |
0 |
0 |
T89 |
1 |
1 |
0 |
0 |