dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 141749 1 T73 89 T74 4 T75 6
values[2] 10584 1 T74 1 T75 1 T117 120
values[3] 4267 1 T117 82 T521 80 T400 5
values[4] 2428 1 T117 45 T521 78 T400 4
values[5] 1504 1 T117 42 T521 54 T400 6
values[6] 1009 1 T117 10 T521 26 T400 21
values[7] 676 1 T117 11 T521 12 T400 6
values[8] 580 1 T117 19 T521 5 T400 8
values[9] 528 1 T117 22 T521 8 T400 4
values[10] 410 1 T117 2 T400 2 T771 8
values[11] 388 1 T400 7 T771 6 T455 11
values[12] 383 1 T400 13 T771 4 T455 8
values[13] 398 1 T400 5 T771 1 T455 5
values[14] 330 1 T400 6 T455 5 T772 6
values[15] 318 1 T400 5 T455 7 T772 3
values[16] 350 1 T400 8 T455 17 T772 5
values[17] 397 1 T400 13 T455 2 T772 4
values[18] 349 1 T400 5 T455 10 T772 3
values[19] 319 1 T400 7 T455 6 T772 4
values[20] 301 1 T400 3 T455 9 T772 5
values[21] 334 1 T400 7 T455 5 T772 2
values[22] 346 1 T400 12 T455 3 T772 1
values[23] 347 1 T400 13 T455 9 T772 2
values[24] 339 1 T400 4 T455 4 T772 1
values[25] 282 1 T400 6 T455 15 T772 3
values[26] 347 1 T400 4 T455 11 T772 1
values[27] 367 1 T400 6 T455 10 T772 1
values[28] 325 1 T400 2 T455 5 T772 1
values[29] 352 1 T400 6 T455 8 T772 3
values[30] 383 1 T400 10 T455 5 T772 5
values[31] 289 1 T400 5 T455 7 T772 10
values[32] 352 1 T400 13 T455 11 T772 2
values[33] 326 1 T400 20 T772 3 T773 1
values[34] 274 1 T400 7 T772 2 T773 1
values[35] 285 1 T400 10 T772 1 T773 1
values[36] 321 1 T400 11 T772 3 T773 1
values[37] 352 1 T400 5 T772 1 T773 1
values[38] 279 1 T400 3 T772 3 T773 1
values[39] 312 1 T400 2 T772 2 T773 1
values[40] 260 1 T400 6 T772 1 T773 1
values[41] 324 1 T400 8 T772 5 T773 1
values[42] 298 1 T400 9 T772 3 T773 1
values[43] 280 1 T400 5 T772 2 T773 1
values[44] 321 1 T400 4 T772 5 T773 1
values[45] 282 1 T400 7 T772 2 T773 1
values[46] 263 1 T400 10 T772 4 T773 1
values[47] 254 1 T400 4 T772 1 T773 1
values[48] 212 1 T400 5 T772 2 T773 1
values[49] 241 1 T400 5 T772 1 T773 1
values[50] 241 1 T400 7 T772 1 T773 1
values[51] 249 1 T400 5 T772 4 T773 1
values[52] 253 1 T400 10 T772 2 T773 1
values[53] 239 1 T400 8 T772 1 T773 1
values[54] 243 1 T400 8 T772 1 T773 1
values[55] 209 1 T400 11 T772 3 T773 1
values[56] 211 1 T400 5 T772 2 T773 1
values[57] 202 1 T400 3 T772 2 T773 1
values[58] 199 1 T400 6 T772 2 T773 1
values[59] 220 1 T400 7 T772 1 T773 1
values[60] 212 1 T400 8 T772 2 T773 1
values[61] 211 1 T400 13 T772 3 T773 1
values[62] 211 1 T400 4 T772 1 T773 1
values[63] 175 1 T400 7 T772 5 T773 1
values[64] 158 1 T400 5 T772 4 T773 1
values[65] 124 1 T400 13 T772 2 T773 1
values[66] 146 1 T400 9 T772 4 T773 1
values[67] 158 1 T400 8 T772 4 T773 1
values[68] 137 1 T400 4 T772 2 T773 1
values[69] 124 1 T400 7 T772 2 T773 1
values[70] 101 1 T400 5 T772 2 T773 1
values[71] 126 1 T400 6 T772 4 T773 1
values[72] 129 1 T400 6 T772 8 T773 1
values[73] 101 1 T400 8 T772 1 T773 1
values[74] 80 1 T400 7 T772 2 T773 1
values[75] 88 1 T772 4 T773 1 T482 1
values[76] 83 1 T772 1 T773 1 T482 1
values[77] 64 1 T772 3 T773 1 T482 1
values[78] 86 1 T772 1 T773 1 T482 1
values[79] 78 1 T772 9 T773 1 T482 1
values[80] 94 1 T772 10 T773 1 T482 1
values[81] 70 1 T772 3 T773 1 T482 1
values[82] 90 1 T772 11 T773 1 T482 1
values[83] 84 1 T772 14 T773 1 T482 1
values[84] 72 1 T772 6 T773 4 T482 1
values[85] 84 1 T772 3 T773 2 T482 1
values[86] 85 1 T772 3 T773 3 T482 1
values[87] 62 1 T772 1 T773 1 T482 1
values[88] 61 1 T772 2 T773 6 T482 1
values[89] 66 1 T772 1 T773 3 T482 1
values[90] 57 1 T772 6 T773 3 T482 1
values[91] 61 1 T772 1 T773 6 T482 1
values[92] 74 1 T772 4 T773 2 T482 1
values[93] 66 1 T772 1 T773 1 T482 1
values[94] 61 1 T772 3 T773 1 T482 1
values[95] 89 1 T772 5 T773 9 T482 1
values[96] 65 1 T772 3 T773 2 T482 1
values[97] 70 1 T772 4 T773 8 T482 1
values[98] 58 1 T772 3 T773 3 T482 1
values[99] 58 1 T772 3 T773 2 T482 1
values[100] 50 1 T772 3 T773 2 T482 1
values[101] 46 1 T772 4 T773 1 T482 1
values[102] 56 1 T772 5 T773 2 T482 1
values[103] 60 1 T772 6 T773 1 T482 1
values[104] 57 1 T772 7 T773 2 T482 1
values[105] 84 1 T772 2 T773 3 T482 1
values[106] 70 1 T772 7 T773 5 T482 1
values[107] 48 1 T772 4 T773 1 T482 1
values[108] 41 1 T772 4 T773 3 T482 1
values[109] 51 1 T772 5 T773 1 T482 1
values[110] 46 1 T772 4 T773 5 T482 1
values[111] 41 1 T772 4 T773 1 T482 1
values[112] 44 1 T772 5 T773 1 T482 1
values[113] 44 1 T772 5 T773 1 T482 1
values[114] 42 1 T772 3 T773 1 T482 1
values[115] 44 1 T772 6 T773 4 T482 1
values[116] 51 1 T772 5 T773 2 T482 1
values[117] 39 1 T772 1 T773 3 T482 1
values[118] 36 1 T772 6 T773 3 T482 1
values[119] 39 1 T772 10 T773 1 T482 1
values[120] 44 1 T772 4 T773 4 T482 1
values[121] 47 1 T772 4 T773 3 T482 1
values[122] 46 1 T772 1 T773 4 T482 1
values[123] 57 1 T772 6 T773 1 T482 1
values[124] 54 1 T772 2 T773 2 T482 1
values[125] 44 1 T772 6 T773 1 T482 1
values[126] 101 1 T772 20 T773 3 T482 5
values[127] 579 1 T772 37 T773 36 T482 30
values[128] 4712 1 T772 19 T773 267 T482 273


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 161009 1 T73 90 T74 6 T75 4
values[2] 5788 1 T75 1 T226 3 T488 2
values[3] 3128 1 T506 1 T463 2 T410 57
values[4] 2352 1 T410 27 T437 15 T471 33
values[5] 2066 1 T410 24 T437 7 T471 30
values[6] 1696 1 T410 36 T437 7 T471 27
values[7] 1381 1 T410 26 T437 5 T471 10
values[8] 1230 1 T410 21 T437 2 T471 8
values[9] 1199 1 T410 11 T437 5 T471 17
values[10] 1056 1 T410 21 T437 4 T471 13
values[11] 988 1 T410 5 T437 5 T471 17
values[12] 1085 1 T437 7 T471 27 T638 39
values[13] 1191 1 T437 10 T471 17 T638 50
values[14] 1003 1 T437 12 T471 12 T638 49
values[15] 880 1 T437 21 T471 18 T638 25
values[16] 728 1 T437 28 T471 6 T638 15
values[17] 670 1 T437 27 T471 12 T638 11
values[18] 549 1 T437 4 T471 21 T638 3
values[19] 514 1 T437 1 T471 23 T638 1
values[20] 483 1 T437 2 T471 33 T774 1
values[21] 445 1 T437 9 T471 14 T774 5
values[22] 402 1 T437 18 T471 5 T774 2
values[23] 349 1 T437 29 T471 7 T774 4
values[24] 300 1 T437 10 T471 12 T774 3
values[25] 288 1 T437 10 T471 16 T774 2
values[26] 226 1 T437 14 T471 2 T774 2
values[27] 214 1 T437 4 T471 2 T774 2
values[28] 170 1 T437 10 T774 7 T775 1
values[29] 168 1 T437 24 T774 3 T775 1
values[30] 184 1 T437 20 T774 1 T775 1
values[31] 194 1 T437 31 T774 2 T775 1
values[32] 213 1 T437 29 T774 2 T775 1
values[33] 216 1 T437 11 T774 3 T775 1
values[34] 250 1 T437 2 T774 1 T775 1
values[35] 236 1 T774 4 T775 1 T486 3
values[36] 222 1 T774 3 T775 1 T486 5
values[37] 212 1 T774 2 T775 1 T486 4
values[38] 198 1 T774 2 T775 1 T486 7
values[39] 133 1 T774 2 T775 1 T486 4
values[40] 124 1 T774 4 T775 1 T486 3
values[41] 111 1 T774 4 T775 1 T486 3
values[42] 110 1 T774 1 T775 1 T486 6
values[43] 107 1 T774 3 T775 1 T486 5
values[44] 92 1 T774 1 T775 1 T486 7
values[45] 92 1 T774 4 T775 1 T486 4
values[46] 87 1 T774 3 T775 1 T486 6
values[47] 91 1 T774 1 T775 1 T486 5
values[48] 89 1 T774 2 T775 1 T486 5
values[49] 73 1 T774 2 T775 1 T486 4
values[50] 65 1 T774 2 T775 1 T486 3
values[51] 59 1 T774 3 T775 1 T486 2
values[52] 56 1 T774 7 T775 1 T486 5
values[53] 56 1 T774 5 T775 1 T486 6
values[54] 54 1 T774 6 T775 1 T486 4
values[55] 58 1 T774 2 T775 1 T486 4
values[56] 55 1 T774 2 T775 1 T486 6
values[57] 61 1 T774 1 T775 1 T486 2
values[58] 64 1 T774 2 T775 1 T486 7
values[59] 54 1 T774 4 T775 1 T486 3
values[60] 57 1 T774 1 T775 1 T486 2
values[61] 60 1 T774 1 T775 1 T486 6
values[62] 60 1 T774 1 T775 1 T486 9
values[63] 61 1 T774 4 T775 1 T486 3
values[64] 55 1 T774 3 T775 1 T486 3
values[65] 57 1 T774 2 T775 1 T486 2
values[66] 64 1 T774 6 T775 1 T486 5
values[67] 72 1 T774 1 T775 1 T486 7
values[68] 57 1 T774 3 T775 1 T486 4
values[69] 64 1 T774 1 T775 1 T486 4
values[70] 70 1 T774 4 T775 1 T486 5
values[71] 75 1 T774 1 T775 1 T486 16
values[72] 61 1 T774 2 T775 1 T486 9
values[73] 59 1 T774 3 T775 1 T486 6
values[74] 71 1 T774 2 T775 1 T486 3
values[75] 69 1 T774 2 T775 1 T486 8
values[76] 82 1 T774 1 T775 1 T486 7
values[77] 82 1 T774 2 T775 1 T486 11
values[78] 74 1 T774 3 T775 1 T486 10
values[79] 64 1 T774 3 T775 1 T486 5
values[80] 82 1 T774 5 T775 1 T486 6
values[81] 91 1 T774 13 T775 1 T486 6
values[82] 74 1 T774 5 T775 1 T486 5
values[83] 74 1 T774 3 T775 1 T486 5
values[84] 88 1 T774 3 T775 1 T486 5
values[85] 76 1 T774 4 T775 1 T486 6
values[86] 66 1 T774 2 T775 1 T486 7
values[87] 85 1 T774 3 T775 1 T486 5
values[88] 82 1 T774 1 T775 1 T486 7
values[89] 84 1 T774 2 T775 1 T486 5
values[90] 76 1 T774 1 T775 1 T486 7
values[91] 77 1 T774 8 T775 1 T486 3
values[92] 71 1 T774 6 T775 1 T486 6
values[93] 80 1 T774 6 T775 1 T486 10
values[94] 60 1 T774 3 T775 1 T486 4
values[95] 79 1 T774 2 T775 1 T486 6
values[96] 82 1 T774 1 T775 1 T486 5
values[97] 83 1 T774 5 T775 1 T486 6
values[98] 85 1 T774 2 T775 1 T486 8
values[99] 92 1 T774 1 T775 1 T486 8
values[100] 113 1 T774 6 T775 1 T486 6
values[101] 94 1 T774 2 T775 1 T486 9
values[102] 79 1 T774 2 T775 1 T486 3
values[103] 98 1 T774 2 T775 1 T486 8
values[104] 81 1 T774 1 T775 1 T486 4
values[105] 94 1 T774 2 T775 1 T486 8
values[106] 93 1 T774 5 T775 1 T486 11
values[107] 90 1 T774 4 T775 1 T486 7
values[108] 94 1 T774 4 T775 1 T486 9
values[109] 119 1 T774 3 T775 1 T486 6
values[110] 98 1 T774 1 T775 1 T486 6
values[111] 98 1 T774 5 T775 1 T486 2
values[112] 88 1 T774 2 T775 2 T486 3
values[113] 107 1 T774 2 T775 1 T486 12
values[114] 111 1 T774 3 T775 1 T486 4
values[115] 110 1 T774 2 T775 1 T486 5
values[116] 113 1 T774 3 T775 1 T486 10
values[117] 112 1 T774 6 T775 1 T486 9
values[118] 114 1 T774 9 T775 1 T486 5
values[119] 125 1 T774 2 T775 1 T486 11
values[120] 101 1 T774 4 T775 2 T486 9
values[121] 114 1 T774 3 T775 1 T486 8
values[122] 122 1 T774 6 T775 1 T486 7
values[123] 154 1 T774 19 T775 1 T486 15
values[124] 248 1 T774 24 T775 1 T486 36
values[125] 441 1 T774 37 T775 5 T486 96
values[126] 899 1 T774 53 T775 20 T486 135
values[127] 3226 1 T774 47 T775 115 T486 61
values[128] 5879 1 T774 2 T775 185 T486 5


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 143677 1 T73 90 T74 4 T75 6
values[2] 9678 1 T73 1 T74 1 T75 1
values[3] 3306 1 T226 1 T527 1 T528 1
values[4] 1908 1 T527 1 T528 1 T622 3
values[5] 1338 1 T527 1 T528 1 T622 12
values[6] 1001 1 T527 1 T528 1 T622 3
values[7] 743 1 T527 1 T528 1 T622 7
values[8] 603 1 T527 1 T528 1 T622 7
values[9] 461 1 T527 1 T528 1 T622 6
values[10] 483 1 T527 1 T528 1 T622 14
values[11] 374 1 T527 1 T528 1 T622 3
values[12] 394 1 T527 1 T528 1 T622 9
values[13] 336 1 T527 1 T528 1 T622 5
values[14] 350 1 T527 1 T528 1 T622 3
values[15] 388 1 T527 1 T528 1 T622 13
values[16] 405 1 T527 1 T528 1 T622 22
values[17] 334 1 T527 1 T528 1 T622 9
values[18] 362 1 T527 1 T528 1 T622 16
values[19] 357 1 T527 1 T528 1 T622 6
values[20] 355 1 T527 1 T528 2 T622 3
values[21] 392 1 T527 1 T528 1 T622 5
values[22] 361 1 T527 1 T528 1 T622 6
values[23] 369 1 T527 1 T528 1 T622 3
values[24] 382 1 T527 1 T528 1 T622 15
values[25] 384 1 T527 1 T528 1 T622 15
values[26] 359 1 T527 1 T528 1 T622 6
values[27] 372 1 T527 1 T528 1 T622 8
values[28] 346 1 T527 1 T528 1 T622 3
values[29] 367 1 T527 1 T528 1 T622 12
values[30] 406 1 T527 1 T528 1 T622 7
values[31] 341 1 T527 1 T528 1 T622 8
values[32] 340 1 T527 1 T528 1 T622 5
values[33] 318 1 T527 1 T528 1 T622 7
values[34] 315 1 T527 1 T528 1 T622 7
values[35] 387 1 T527 1 T528 1 T622 4
values[36] 343 1 T527 1 T528 1 T622 11
values[37] 320 1 T527 1 T528 1 T622 5
values[38] 322 1 T527 1 T528 1 T622 14
values[39] 346 1 T527 1 T528 1 T622 12
values[40] 298 1 T527 1 T528 1 T622 7
values[41] 309 1 T527 1 T528 1 T622 9
values[42] 353 1 T527 1 T528 1 T622 4
values[43] 338 1 T527 1 T528 1 T622 6
values[44] 285 1 T527 1 T528 1 T622 3
values[45] 335 1 T527 1 T528 1 T622 3
values[46] 292 1 T527 1 T528 1 T622 3
values[47] 296 1 T527 1 T528 1 T622 12
values[48] 320 1 T527 2 T528 1 T776 2
values[49] 282 1 T527 1 T528 1 T776 3
values[50] 260 1 T527 1 T528 1 T776 1
values[51] 254 1 T527 1 T528 1 T776 3
values[52] 281 1 T527 1 T528 1 T776 1
values[53] 283 1 T527 1 T528 1 T776 2
values[54] 294 1 T527 1 T528 1 T776 9
values[55] 262 1 T527 1 T528 1 T776 6
values[56] 208 1 T527 1 T528 1 T776 2
values[57] 242 1 T527 1 T528 1 T776 8
values[58] 227 1 T527 1 T528 1 T776 4
values[59] 209 1 T527 2 T528 1 T776 2
values[60] 206 1 T527 1 T528 1 T776 1
values[61] 226 1 T527 1 T528 1 T776 1
values[62] 203 1 T527 1 T528 1 T776 2
values[63] 207 1 T527 1 T528 1 T776 3
values[64] 198 1 T527 1 T528 1 T776 5
values[65] 208 1 T527 1 T528 1 T776 5
values[66] 191 1 T527 1 T528 1 T776 3
values[67] 185 1 T527 1 T528 1 T776 10
values[68] 170 1 T527 1 T528 2 T776 10
values[69] 169 1 T527 1 T528 1 T776 9
values[70] 181 1 T527 1 T528 1 T776 8
values[71] 133 1 T527 1 T528 1 T776 5
values[72] 126 1 T527 1 T528 1 T776 7
values[73] 110 1 T527 1 T528 1 T776 2
values[74] 125 1 T527 1 T528 1 T776 5
values[75] 119 1 T527 1 T528 1 T776 8
values[76] 96 1 T527 1 T528 1 T776 16
values[77] 66 1 T527 1 T528 1 T776 8
values[78] 75 1 T527 1 T528 1 T776 6
values[79] 68 1 T527 1 T528 1 T776 3
values[80] 83 1 T527 1 T528 1 T776 8
values[81] 73 1 T527 1 T528 1 T776 9
values[82] 78 1 T527 1 T528 1 T776 11
values[83] 89 1 T527 1 T528 1 T776 4
values[84] 73 1 T527 1 T528 1 T776 5
values[85] 78 1 T527 1 T528 1 T776 6
values[86] 88 1 T527 1 T528 4 T776 4
values[87] 75 1 T527 1 T528 1 T776 4
values[88] 64 1 T527 1 T528 2 T776 5
values[89] 74 1 T527 1 T528 1 T776 10
values[90] 82 1 T527 1 T528 1 T776 18
values[91] 77 1 T527 1 T528 1 T776 4
values[92] 81 1 T527 1 T528 1 T776 9
values[93] 90 1 T527 1 T528 5 T776 10
values[94] 78 1 T527 1 T528 2 T776 4
values[95] 72 1 T527 2 T528 1 T776 8
values[96] 62 1 T527 3 T528 3 T776 7
values[97] 84 1 T527 5 T528 1 T776 7
values[98] 76 1 T527 3 T528 5 T776 2
values[99] 70 1 T527 2 T528 2 T776 2
values[100] 71 1 T527 1 T528 6 T776 8
values[101] 82 1 T527 2 T528 3 T776 13
values[102] 66 1 T527 2 T528 3 T776 3
values[103] 68 1 T527 2 T528 1 T776 8
values[104] 54 1 T527 3 T528 1 T776 8
values[105] 63 1 T527 1 T528 1 T776 5
values[106] 62 1 T527 1 T528 5 T776 6
values[107] 63 1 T527 1 T528 4 T776 3
values[108] 71 1 T527 3 T528 2 T776 7
values[109] 81 1 T527 3 T528 1 T776 11
values[110] 62 1 T527 3 T528 2 T776 5
values[111] 66 1 T527 2 T528 1 T776 7
values[112] 49 1 T527 1 T528 1 T776 5
values[113] 52 1 T527 1 T528 2 T776 3
values[114] 67 1 T527 1 T528 3 T457 2
values[115] 81 1 T527 2 T528 1 T457 1
values[116] 66 1 T527 3 T528 2 T457 1
values[117] 65 1 T527 4 T528 3 T457 2
values[118] 62 1 T527 1 T528 1 T457 1
values[119] 49 1 T527 2 T528 2 T457 2
values[120] 64 1 T527 2 T528 2 T457 2
values[121] 51 1 T527 3 T528 1 T457 1
values[122] 53 1 T527 1 T528 2 T457 6
values[123] 38 1 T527 1 T528 2 T457 1
values[124] 49 1 T527 1 T528 2 T457 1
values[125] 59 1 T527 1 T528 4 T457 2
values[126] 87 1 T527 1 T528 6 T457 2
values[127] 559 1 T527 39 T528 26 T457 32
values[128] 5507 1 T527 345 T528 294 T457 342

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%