dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 159470 1 T73 79 T74 3 T75 5
values[2] 4095 1 T226 7 T420 3 T523 3
values[3] 1815 1 T519 83 T781 1 T524 28
values[4] 1416 1 T519 91 T781 1 T524 41
values[5] 1192 1 T519 78 T781 1 T524 23
values[6] 990 1 T519 34 T781 1 T524 21
values[7] 845 1 T519 20 T781 1 T524 12
values[8] 726 1 T519 14 T781 1 T524 6
values[9] 634 1 T519 21 T781 1 T524 5
values[10] 575 1 T519 12 T781 1 T771 9
values[11] 485 1 T519 3 T781 1 T771 2
values[12] 512 1 T781 1 T771 5 T638 2
values[13] 435 1 T781 1 T771 13 T638 3
values[14] 393 1 T781 1 T771 17 T638 2
values[15] 407 1 T781 1 T771 32 T638 4
values[16] 400 1 T781 1 T771 22 T638 3
values[17] 379 1 T781 1 T771 19 T638 3
values[18] 324 1 T781 1 T771 39 T638 1
values[19] 322 1 T781 1 T771 42 T638 3
values[20] 261 1 T781 1 T771 31 T638 3
values[21] 177 1 T781 1 T771 28 T638 2
values[22] 151 1 T781 1 T771 31 T638 1
values[23] 158 1 T781 1 T771 39 T638 1
values[24] 143 1 T781 1 T771 31 T638 3
values[25] 157 1 T781 1 T771 24 T638 1
values[26] 168 1 T781 1 T771 33 T638 1
values[27] 166 1 T781 1 T771 17 T638 2
values[28] 207 1 T781 1 T771 11 T638 2
values[29] 214 1 T781 1 T771 7 T638 1
values[30] 154 1 T781 1 T638 2 T500 1
values[31] 154 1 T781 1 T638 4 T500 1
values[32] 134 1 T781 1 T638 1 T500 1
values[33] 103 1 T781 1 T638 3 T500 1
values[34] 76 1 T781 1 T638 3 T500 1
values[35] 88 1 T781 1 T638 1 T500 1
values[36] 68 1 T781 1 T638 1 T500 1
values[37] 86 1 T781 1 T638 2 T500 1
values[38] 88 1 T781 1 T638 4 T500 1
values[39] 98 1 T781 1 T638 2 T500 1
values[40] 97 1 T781 1 T638 2 T500 1
values[41] 89 1 T781 1 T638 4 T500 1
values[42] 101 1 T781 1 T638 1 T500 1
values[43] 70 1 T781 1 T638 2 T500 1
values[44] 67 1 T781 1 T638 3 T500 1
values[45] 73 1 T781 1 T638 3 T500 1
values[46] 63 1 T781 1 T638 2 T500 1
values[47] 57 1 T781 1 T638 3 T500 1
values[48] 67 1 T781 1 T638 2 T500 1
values[49] 65 1 T781 1 T638 3 T500 1
values[50] 54 1 T781 1 T638 2 T500 1
values[51] 47 1 T781 1 T638 1 T500 1
values[52] 39 1 T781 1 T638 2 T500 1
values[53] 32 1 T781 1 T638 1 T500 1
values[54] 42 1 T781 1 T638 2 T500 1
values[55] 40 1 T781 1 T638 1 T500 2
values[56] 33 1 T781 1 T638 2 T500 1
values[57] 38 1 T781 1 T638 4 T500 1
values[58] 41 1 T781 1 T638 1 T500 1
values[59] 44 1 T781 1 T638 1 T500 1
values[60] 44 1 T781 1 T638 1 T500 1
values[61] 45 1 T781 1 T638 3 T500 1
values[62] 41 1 T781 1 T638 1 T500 1
values[63] 40 1 T781 1 T638 5 T500 1
values[64] 44 1 T781 1 T638 5 T500 1
values[65] 44 1 T781 1 T638 1 T500 1
values[66] 43 1 T781 1 T638 3 T500 1
values[67] 41 1 T781 1 T638 1 T500 1
values[68] 44 1 T781 1 T638 1 T500 1
values[69] 39 1 T781 1 T638 2 T500 1
values[70] 36 1 T781 1 T638 2 T500 1
values[71] 33 1 T781 1 T638 2 T500 1
values[72] 39 1 T781 1 T638 1 T500 1
values[73] 47 1 T781 1 T638 1 T500 1
values[74] 40 1 T781 1 T638 5 T500 1
values[75] 47 1 T781 1 T638 2 T500 1
values[76] 48 1 T781 1 T638 5 T500 1
values[77] 36 1 T781 1 T638 2 T500 1
values[78] 53 1 T781 1 T638 3 T500 1
values[79] 41 1 T781 1 T638 1 T500 1
values[80] 40 1 T781 1 T638 1 T500 1
values[81] 42 1 T781 1 T638 3 T500 1
values[82] 42 1 T781 1 T638 3 T500 1
values[83] 49 1 T781 1 T638 1 T500 1
values[84] 39 1 T781 1 T638 1 T500 1
values[85] 33 1 T781 1 T638 1 T500 1
values[86] 44 1 T781 1 T638 6 T500 1
values[87] 42 1 T781 1 T638 2 T500 1
values[88] 40 1 T781 1 T638 1 T500 1
values[89] 49 1 T781 1 T638 3 T500 1
values[90] 54 1 T781 1 T638 3 T500 1
values[91] 71 1 T781 2 T638 5 T500 1
values[92] 65 1 T781 1 T638 7 T500 1
values[93] 43 1 T781 1 T638 4 T500 1
values[94] 55 1 T781 4 T638 8 T500 1
values[95] 55 1 T781 3 T638 10 T500 1
values[96] 52 1 T781 3 T638 2 T500 1
values[97] 44 1 T781 3 T638 2 T500 1
values[98] 50 1 T781 4 T638 4 T500 1
values[99] 45 1 T781 3 T638 6 T500 1
values[100] 61 1 T781 5 T638 6 T500 1
values[101] 59 1 T781 1 T638 10 T500 1
values[102] 55 1 T781 2 T638 2 T500 1
values[103] 50 1 T781 2 T638 2 T500 1
values[104] 47 1 T781 3 T638 4 T500 1
values[105] 52 1 T781 3 T638 1 T500 1
values[106] 60 1 T781 1 T638 2 T500 1
values[107] 65 1 T781 2 T638 4 T500 1
values[108] 71 1 T781 5 T638 4 T500 1
values[109] 61 1 T781 6 T638 1 T500 1
values[110] 68 1 T781 1 T638 3 T500 1
values[111] 69 1 T781 1 T638 2 T500 1
values[112] 76 1 T781 2 T638 6 T500 1
values[113] 75 1 T781 4 T638 8 T500 1
values[114] 65 1 T781 3 T638 6 T500 1
values[115] 75 1 T781 1 T638 9 T500 2
values[116] 64 1 T781 2 T638 2 T500 1
values[117] 87 1 T781 2 T638 3 T500 1
values[118] 60 1 T781 1 T638 5 T500 1
values[119] 65 1 T781 2 T638 2 T500 1
values[120] 74 1 T781 1 T638 7 T500 1
values[121] 63 1 T781 2 T638 9 T500 1
values[122] 86 1 T781 3 T638 5 T500 3
values[123] 116 1 T781 1 T638 7 T500 3
values[124] 187 1 T781 1 T638 21 T500 1
values[125] 416 1 T781 1 T638 53 T500 3
values[126] 765 1 T781 14 T638 92 T500 25
values[127] 1623 1 T781 118 T638 44 T500 129
values[128] 2474 1 T781 208 T638 5 T500 240

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%