Go
back
LINE 17815
EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T16,T192,T39 |
| 1 | 1 | 0 | Covered | T536,T535,T543 |
| 1 | 1 | 1 | Covered | T16,T192,T39 |
LINE 17880
EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T6,T22,T16 |
| 1 | 1 | 0 | Covered | T536,T535,T543 |
| 1 | 1 | 1 | Covered | T6,T22,T16 |
LINE 17945
EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T111,T164,T277 |
| 1 | 1 | 0 | Covered | T535,T543,T545 |
| 1 | 1 | 1 | Covered | T111,T164,T277 |
LINE 17998
EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T136,T520,T130 |
| 1 | 1 | 0 | Covered | T520,T536,T535 |
| 1 | 1 | 1 | Covered | T6,T16,T83 |
LINE 18001
EXPRESSION (addr_hit[199] & reg_re & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T6,T83,T111 |
| 1 | 1 | 0 | Not Covered | |
| 1 | 1 | 1 | Covered | T6,T83,T111 |
LINE 18002
EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T6,T83,T111 |
| 1 | 1 | 0 | Covered | T535,T557,T578 |
| 1 | 1 | 1 | Covered | T6,T83,T111 |
LINE 18005
EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T105,T666,T136 |
| 1 | 1 | 0 | Covered | T520,T535,T543 |
| 1 | 1 | 1 | Covered | T105,T86,T228 |
LINE 18008
EXPRESSION (addr_hit[201] & reg_we & ((!reg_error)))
------1------ ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T6,T22,T16 |
| 1 | 0 | 1 | Covered | T136,T520,T130 |
| 1 | 1 | 0 | Covered | T520,T546,T578 |
| 1 | 1 | 1 | Covered | T58,T59,T60 |