Unified Coverage Report :: Cond split page

Go back

 LINE       36609
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T437,T498
1	1	1	Covered	T136,T130,T410

 LINE       36611
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T535,T500,T543
1	1	1	Covered	T1,T2,T3

 LINE       36613
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T535,T543
1	1	1	Covered	T12,T136,T130

 LINE       36615
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T544,T630,T555
1	1	1	Covered	T8,T420,T136

 LINE       36617
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T535,T585,T544
1	1	1	Covered	T9,T10,T11

 LINE       36621
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T535,T571,T550
1	1	1	Covered	T226,T136,T130

 LINE       36625
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T471,T535,T453
1	1	1	Covered	T13,T136,T130

 LINE       36629
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T536,T507
1	1	1	Covered	T136,T130,T363

 LINE       36633
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T486,T456,T546
1	1	1	Covered	T136,T130,T429

 LINE       36637
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T439,T455
1	1	1	Covered	T1,T2,T3

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T626,T481
1	1	1	Covered	T12,T136,T130

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T463,T455
1	1	1	Covered	T8,T226,T430

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T410,T535
1	1	1	Covered	T136,T130,T431

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T400,T535
1	1	1	Covered	T7,T387,T388

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T437,T536
1	1	1	Covered	T136,T130,T437

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T535,T631
1	1	1	Covered	T420,T136,T130

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T455,T465
1	1	1	Covered	T136,T130,T431

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T535,T545,T546
1	1	1	Covered	T136,T438,T130

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T506,T535,T543
1	1	1	Covered	T136,T130,T400

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T410,T480
1	1	1	Covered	T136,T130,T439

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T471,T544,T630
1	1	1	Covered	T9,T10,T11

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T537,T514,T546
1	1	1	Covered	T136,T130,T439

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T473,T500,T545
1	1	1	Covered	T13,T136,T130

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T550,T555
1	1	1	Covered	T420,T136,T130

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T495,T545
1	1	1	Covered	T136,T130,T400

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T455,T623
1	1	1	Covered	T1,T2,T3

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T520,T602,T546
1	1	1	Covered	T12,T136,T130

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T368,T520,T536
1	1	1	Covered	T8,T136,T130

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T15
1	0	1	Covered	T4,T6,T15
1	1	0	Covered	T504,T617,T571
1	1	1	Covered	T1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T1,T2,T3