Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       36544
 EXPRESSION (addr_hit[516] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT18,T115,T166
110Not Covered
111CoveredT22,T23,T8

 LINE       36547
 EXPRESSION (addr_hit[517] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT18,T115,T166
110Not Covered
111CoveredT22,T23,T8

 LINE       36550
 EXPRESSION (addr_hit[518] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT18,T115,T166
110Not Covered
111CoveredT22,T23,T8

 LINE       36553
 EXPRESSION (addr_hit[519] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT18,T78,T73
110Not Covered
111CoveredT22,T23,T8

 LINE       36556
 EXPRESSION (addr_hit[520] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36559
 EXPRESSION (addr_hit[521] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36562
 EXPRESSION (addr_hit[522] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36565
 EXPRESSION (addr_hit[523] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36568
 EXPRESSION (addr_hit[524] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36571
 EXPRESSION (addr_hit[525] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36574
 EXPRESSION (addr_hit[526] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT22,T23,T8

 LINE       36577
 EXPRESSION (addr_hit[527] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT78,T73,T225
110Not Covered
111CoveredT8

 LINE       36580
 EXPRESSION (addr_hit[528] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36583
 EXPRESSION (addr_hit[529] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36586
 EXPRESSION (addr_hit[530] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36589
 EXPRESSION (addr_hit[531] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36592
 EXPRESSION (addr_hit[532] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36595
 EXPRESSION (addr_hit[533] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36598
 EXPRESSION (addr_hit[534] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36601
 EXPRESSION (addr_hit[535] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT14,T8,T15

 LINE       36603
 EXPRESSION (addr_hit[536] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36605
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36607
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36609
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T12

 LINE       36611
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT1,T2,T3

 LINE       36613
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T17

 LINE       36615
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT13,T8

 LINE       36617
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT14,T8,T15

 LINE       36621
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36625
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36629
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36633
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T12

 LINE       36637
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT1,T2,T3

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T17

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT13,T8

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT7,T8,T9

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT14,T8,T15

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T12

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT1,T2,T3

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT8,T17

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT13,T8

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT4,T5,T6
101CoveredT4,T5,T6
110Not Covered
111CoveredT1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----
-1--2-StatusTests
00CoveredT4,T5,T6
01Unreachable
10CoveredT1,T2,T3
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%