Unified Coverage Report :: Cond split page

Go back

 LINE       36617
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T529,T524
1	1	1	Covered	T2,T3,T11

 LINE       36621
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T516,T558,T519
1	1	1	Covered	T2,T394,T393

 LINE       36625
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T389,T532
1	1	1	Covered	T2,T9,T140

 LINE       36629
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T416,T475,T549
1	1	1	Covered	T2,T10,T140

 LINE       36633
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T511,T516
1	1	1	Covered	T2,T140,T141

 LINE       36637
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T473,T376
1	1	1	Covered	T1,T2,T13

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T511,T416,T516
1	1	1	Covered	T2,T140,T395

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T515,T456,T527
1	1	1	Covered	T2,T140,T390

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T516,T376
1	1	1	Covered	T2,T140,T390

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T443,T521
1	1	1	Covered	T7,T2,T8

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T520,T557
1	1	1	Covered	T2,T140,T397

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T515,T516
1	1	1	Covered	T2,T140,T141

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T600,T521,T460
1	1	1	Covered	T2,T140,T141

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T443,T435
1	1	1	Covered	T2,T140,T141

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T393,T521,T579
1	1	1	Covered	T2,T82,T140

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T527,T529
1	1	1	Covered	T2,T140,T141

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T440,T516
1	1	1	Covered	T2,T3,T11

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T511,T515
1	1	1	Covered	T2,T140,T395

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T395,T515
1	1	1	Covered	T2,T9,T140

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T511,T515,T529
1	1	1	Covered	T2,T10,T140

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T511,T440
1	1	1	Covered	T2,T140,T141

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T427,T521,T524
1	1	1	Covered	T1,T2,T13

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T511,T516
1	1	1	Covered	T2,T140,T499

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T423,T516
1	1	1	Covered	T2,T140,T141

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T15
1	0	1	Covered	T4,T5,T15
1	1	0	Covered	T411,T449,T447
1	1	1	Covered	T1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T1,T2,T3