dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 161019 1 T76 46 T77 24 T78 7
values[2] 4633 1 T76 1 T152 2 T260 1
values[3] 2416 1 T152 1 T554 1 T878 9
values[4] 1758 1 T554 1 T878 5 T715 2
values[5] 1313 1 T554 1 T878 2 T715 2
values[6] 1083 1 T554 1 T878 6 T715 2
values[7] 900 1 T554 4 T878 5 T715 2
values[8] 717 1 T554 2 T715 2 T760 6
values[9] 630 1 T554 3 T715 2 T760 12
values[10] 565 1 T554 1 T715 2 T760 23
values[11] 519 1 T554 2 T715 2 T760 21
values[12] 509 1 T554 1 T715 2 T760 10
values[13] 405 1 T554 2 T715 2 T760 6
values[14] 329 1 T554 2 T715 2 T760 7
values[15] 373 1 T554 2 T715 2 T760 4
values[16] 324 1 T554 1 T715 2 T760 7
values[17] 335 1 T554 1 T715 2 T760 12
values[18] 330 1 T554 2 T715 2 T760 5
values[19] 279 1 T554 1 T715 2 T760 6
values[20] 231 1 T554 2 T715 2 T760 8
values[21] 212 1 T554 4 T715 2 T760 4
values[22] 245 1 T554 5 T715 2 T760 10
values[23] 296 1 T554 2 T715 2 T760 27
values[24] 250 1 T554 1 T715 2 T760 27
values[25] 242 1 T554 2 T715 2 T760 15
values[26] 226 1 T554 1 T715 2 T760 12
values[27] 202 1 T554 3 T715 2 T760 17
values[28] 190 1 T554 4 T715 2 T760 19
values[29] 207 1 T554 3 T715 2 T760 24
values[30] 223 1 T554 3 T715 2 T760 32
values[31] 169 1 T554 5 T715 2 T760 22
values[32] 105 1 T554 1 T715 2 T760 8
values[33] 103 1 T554 1 T715 2 T760 4
values[34] 115 1 T554 3 T715 2 T760 5
values[35] 105 1 T554 2 T715 2 T760 3
values[36] 119 1 T554 2 T715 2 T760 7
values[37] 126 1 T554 1 T715 2 T760 6
values[38] 125 1 T554 2 T715 2 T760 8
values[39] 125 1 T554 5 T715 2 T760 7
values[40] 128 1 T554 5 T715 2 T760 3
values[41] 126 1 T554 2 T715 2 T760 2
values[42] 128 1 T554 3 T715 2 T760 3
values[43] 93 1 T554 3 T715 2 T760 3
values[44] 92 1 T554 1 T715 2 T760 5
values[45] 99 1 T554 2 T715 2 T760 4
values[46] 123 1 T554 2 T715 2 T760 13
values[47] 132 1 T554 6 T715 2 T760 22
values[48] 124 1 T554 7 T715 2 T760 32
values[49] 106 1 T554 2 T715 2 T760 27
values[50] 114 1 T554 2 T715 2 T760 8
values[51] 99 1 T554 2 T715 2 T760 3
values[52] 83 1 T554 5 T715 3 T760 2
values[53] 76 1 T554 3 T715 2 T873 5
values[54] 91 1 T554 3 T715 2 T873 8
values[55] 87 1 T554 2 T715 2 T873 5
values[56] 69 1 T554 1 T715 2 T450 2
values[57] 74 1 T554 3 T715 2 T450 3
values[58] 73 1 T554 1 T715 2 T450 3
values[59] 80 1 T554 5 T715 2 T450 6
values[60] 85 1 T554 3 T715 2 T450 6
values[61] 80 1 T554 2 T715 2 T450 3
values[62] 79 1 T554 1 T715 2 T450 2
values[63] 75 1 T554 3 T715 2 T450 1
values[64] 85 1 T554 4 T715 2 T450 2
values[65] 93 1 T554 1 T715 2 T450 4
values[66] 73 1 T554 2 T715 2 T450 1
values[67] 75 1 T554 1 T715 2 T450 2
values[68] 77 1 T554 2 T715 2 T450 3
values[69] 76 1 T554 3 T715 2 T450 1
values[70] 76 1 T554 3 T715 2 T450 3
values[71] 82 1 T554 1 T715 2 T450 1
values[72] 81 1 T554 1 T715 2 T450 1
values[73] 81 1 T554 3 T715 2 T450 1
values[74] 79 1 T554 3 T715 2 T450 5
values[75] 85 1 T554 4 T715 2 T450 4
values[76] 96 1 T554 8 T715 2 T450 6
values[77] 73 1 T554 2 T715 2 T450 2
values[78] 66 1 T554 2 T715 2 T450 3
values[79] 76 1 T554 2 T715 2 T450 3
values[80] 92 1 T554 4 T715 2 T450 3
values[81] 91 1 T554 4 T715 2 T450 4
values[82] 73 1 T554 1 T715 3 T450 3
values[83] 91 1 T554 1 T715 2 T450 2
values[84] 100 1 T554 5 T715 2 T450 2
values[85] 101 1 T554 1 T715 2 T450 3
values[86] 93 1 T554 2 T715 2 T450 6
values[87] 88 1 T554 1 T715 2 T450 2
values[88] 115 1 T554 3 T715 2 T450 1
values[89] 101 1 T554 1 T715 2 T450 2
values[90] 90 1 T554 2 T715 2 T450 2
values[91] 97 1 T554 4 T715 2 T450 5
values[92] 108 1 T554 2 T715 2 T450 5
values[93] 107 1 T554 3 T715 2 T450 1
values[94] 129 1 T554 2 T715 2 T450 7
values[95] 131 1 T554 6 T715 3 T450 10
values[96] 129 1 T554 2 T715 3 T450 7
values[97] 122 1 T554 1 T715 5 T450 2
values[98] 109 1 T554 3 T715 2 T450 1
values[99] 117 1 T554 3 T715 4 T450 2
values[100] 103 1 T554 2 T715 3 T450 3
values[101] 94 1 T554 2 T715 4 T450 2
values[102] 106 1 T554 2 T715 2 T450 2
values[103] 122 1 T554 4 T715 2 T450 3
values[104] 132 1 T554 2 T715 2 T450 2
values[105] 125 1 T554 1 T715 3 T450 4
values[106] 125 1 T554 4 T715 2 T450 3
values[107] 136 1 T554 2 T715 2 T450 3
values[108] 131 1 T554 2 T715 2 T450 2
values[109] 126 1 T554 3 T715 2 T450 2
values[110] 111 1 T554 3 T715 3 T450 2
values[111] 124 1 T554 1 T715 5 T450 6
values[112] 118 1 T554 2 T715 3 T450 4
values[113] 132 1 T554 5 T715 3 T450 2
values[114] 129 1 T554 2 T715 5 T450 3
values[115] 137 1 T554 4 T715 5 T450 1
values[116] 147 1 T554 6 T715 5 T450 3
values[117] 138 1 T554 5 T715 10 T450 5
values[118] 123 1 T554 4 T715 7 T450 5
values[119] 147 1 T554 2 T715 4 T450 3
values[120] 150 1 T554 8 T715 4 T450 2
values[121] 151 1 T554 8 T715 7 T450 7
values[122] 170 1 T554 6 T715 2 T450 14
values[123] 185 1 T554 4 T715 2 T450 9
values[124] 254 1 T554 4 T715 3 T450 17
values[125] 458 1 T554 24 T715 2 T450 43
values[126] 1072 1 T554 36 T715 38 T450 83
values[127] 3666 1 T554 27 T715 261 T450 47
values[128] 6475 1 T554 6 T715 458 T450 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%