Go back

 LINE       17685
 EXPRESSION (addr_hit[193] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T17,T261,T157
1	1	0	Covered	T558,T562,T570
1	1	1	Covered	T17,T261,T157

 LINE       17750
 EXPRESSION (addr_hit[194] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T225,T25,T261
1	1	0	Covered	T567,T570,T571
1	1	1	Covered	T225,T25,T261

 LINE       17815
 EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T42,T63,T64
1	1	0	Covered	T562,T570,T571
1	1	1	Covered	T42,T63,T64

 LINE       17880
 EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T5,T18,T42
1	1	0	Covered	T562,T570,T571
1	1	1	Covered	T5,T18,T42

 LINE       17945
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T112,T296,T261
1	1	0	Covered	T570,T571,T633
1	1	1	Covered	T112,T296,T261

 LINE       17998
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T145,T551,T146
1	1	0	Covered	T596,T562,T614
1	1	1	Covered	T5,T17,T18

 LINE       18001
 EXPRESSION (addr_hit[199] & reg_re & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T5,T17,T18
1	1	0	Not Covered
1	1	1	Covered	T5,T17,T18

 LINE       18002
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T5,T17,T18
1	1	0	Covered	T596,T570,T571
1	1	1	Covered	T5,T17,T18

 LINE       18005
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T145,T551,T146
1	1	0	Covered	T558,T562,T571
1	1	1	Covered	T261,T262,T263

 LINE       18008
 EXPRESSION (addr_hit[201] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T17,T18
1	0	1	Covered	T145,T551,T146
1	1	0	Covered	T562,T570,T571
1	1	1	Covered	T55,T56,T57