Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T172,T8,T175
0	1	Covered	T172,T175,T295
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T172,T8,T175
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T172,T175,T295

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1091486774	1071711344	0	0
CheckNGreaterZero_A	2044	2044	0	0
GntImpliesReady_A	1091486774	8369	0	0
GntImpliesValid_A	1091486774	8369	0	0
GrantKnown_A	1091486774	1071711344	0	0
IdxKnown_A	1091486774	1071711344	0	0
IndexIsCorrect_A	1091486774	8369	0	0
NoReadyValidNoGrant_A	1091486774	0	0	0
Priority_A	1091486774	8369	0	0
ReadyAndValidImplyGrant_A	1091486774	8369	0	0
ReqAndReadyImplyGrant_A	1091486774	8369	0	0
ReqImpliesValid_A	1091486774	8369	0	0
ValidKnown_A	1091486774	1071711344	0	0
gen_data_port_assertion.DataFlow_A	1091486774	8369	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	1071711344	0	0
T4	189770	189660	0	0
T5	164168	164066	0	0
T6	263048	263038	0	0
T16	487566	487442	0	0
T17	272362	272146	0	0
T39	445616	445398	0	0
T40	496334	496108	0	0
T41	686610	686152	0	0
T47	346984	346782	0	0
T89	126002	125886	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2044	2044	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T16	2	2	0	0
T17	2	2	0	0
T39	2	2	0	0
T40	2	2	0	0
T41	2	2	0	0
T47	2	2	0	0
T89	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	1071711344	0	0
T4	189770	189660	0	0
T5	164168	164066	0	0
T6	263048	263038	0	0
T16	487566	487442	0	0
T17	272362	272146	0	0
T39	445616	445398	0	0
T40	496334	496108	0	0
T41	686610	686152	0	0
T47	346984	346782	0	0
T89	126002	125886	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	1071711344	0	0
T4	189770	189660	0	0
T5	164168	164066	0	0
T6	263048	263038	0	0
T16	487566	487442	0	0
T17	272362	272146	0	0
T39	445616	445398	0	0
T40	496334	496108	0	0
T41	686610	686152	0	0
T47	346984	346782	0	0
T89	126002	125886	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	1071711344	0	0
T4	189770	189660	0	0
T5	164168	164066	0	0
T6	263048	263038	0	0
T16	487566	487442	0	0
T17	272362	272146	0	0
T39	445616	445398	0	0
T40	496334	496108	0	0
T41	686610	686152	0	0
T47	346984	346782	0	0
T89	126002	125886	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1091486774	8369	0	0
T20	537648	0	0	0
T115	373782	0	0	0
T120	1138592	0	0	0
T141	482712	0	0	0
T172	185252	2793	0	0
T175	0	2784	0	0
T211	962382	0	0	0
T240	449964	0	0	0
T295	0	2792	0	0
T298	84476	0	0	0
T299	402422	0	0	0
T300	486840	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T172,T8,T175
0	1	Covered	T172,T175,T295
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T172,T8,T175
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T172,T175,T295

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	545743387	535855672	0	0
CheckNGreaterZero_A	1022	1022	0	0
GntImpliesReady_A	545743387	5180	0	0
GntImpliesValid_A	545743387	5180	0	0
GrantKnown_A	545743387	535855672	0	0
IdxKnown_A	545743387	535855672	0	0
IndexIsCorrect_A	545743387	5180	0	0
NoReadyValidNoGrant_A	545743387	0	0	0
Priority_A	545743387	5180	0	0
ReadyAndValidImplyGrant_A	545743387	5180	0	0
ReqAndReadyImplyGrant_A	545743387	5180	0	0
ReqImpliesValid_A	545743387	5180	0	0
ValidKnown_A	545743387	535855672	0	0
gen_data_port_assertion.DataFlow_A	545743387	5180	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1022	1022	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0
T39	1	1	0	0
T40	1	1	0	0
T41	1	1	0	0
T47	1	1	0	0
T89	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	5180	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1730	0	0
T175	0	1722	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1728	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T172,T8,T175
0	1	Covered	T172,T175,T295
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T172,T175,T295
1	Covered	T172,T8,T175

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T172,T8,T175
1	0	Covered	T172,T175,T295
1	1	Covered	T172,T175,T295

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T172,T175,T295

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T172,T8,T175
0	Covered	T172,T175,T295

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	545743387	535855672	0	0
CheckNGreaterZero_A	1022	1022	0	0
GntImpliesReady_A	545743387	3189	0	0
GntImpliesValid_A	545743387	3189	0	0
GrantKnown_A	545743387	535855672	0	0
IdxKnown_A	545743387	535855672	0	0
IndexIsCorrect_A	545743387	3189	0	0
NoReadyValidNoGrant_A	545743387	0	0	0
Priority_A	545743387	3189	0	0
ReadyAndValidImplyGrant_A	545743387	3189	0	0
ReqAndReadyImplyGrant_A	545743387	3189	0	0
ReqImpliesValid_A	545743387	3189	0	0
ValidKnown_A	545743387	535855672	0	0
gen_data_port_assertion.DataFlow_A	545743387	3189	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1022	1022	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0
T39	1	1	0	0
T40	1	1	0	0
T41	1	1	0	0
T47	1	1	0	0
T89	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	535855672	0	0
T4	94885	94830	0	0
T5	82084	82033	0	0
T6	131524	131519	0	0
T16	243783	243721	0	0
T17	136181	136073	0	0
T39	222808	222699	0	0
T40	248167	248054	0	0
T41	343305	343076	0	0
T47	173492	173391	0	0
T89	63001	62943	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	545743387	3189	0	0
T20	268824	0	0	0
T115	186891	0	0	0
T120	569296	0	0	0
T141	241356	0	0	0
T172	92626	1063	0	0
T175	0	1062	0	0
T211	481191	0	0	0
T240	224982	0	0	0
T295	0	1064	0	0
T298	42238	0	0	0
T299	201211	0	0	0
T300	243420	0	0	0