Unified Coverage Report :: Cond split page

Go back

 LINE       17596
 EXPRESSION (addr_hit[178] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T564,T742,T719
1	1	1	Covered	T317,T153,T154

 LINE       17599
 EXPRESSION (addr_hit[179] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T743,T744,T720
1	1	1	Covered	T317,T153,T154

 LINE       17602
 EXPRESSION (addr_hit[180] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T612,T584,T617
1	1	1	Covered	T317,T153,T154

 LINE       17605
 EXPRESSION (addr_hit[181] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T570,T584,T586
1	1	1	Covered	T317,T153,T154

 LINE       17608
 EXPRESSION (addr_hit[182] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T562,T564,T584
1	1	1	Covered	T317,T125,T153

 LINE       17611
 EXPRESSION (addr_hit[183] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T563,T586,T617
1	1	1	Covered	T317,T153,T154

 LINE       17614
 EXPRESSION (addr_hit[184] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T570,T584,T586
1	1	1	Covered	T317,T125,T153

 LINE       17617
 EXPRESSION (addr_hit[185] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T563,T570,T566
1	1	1	Covered	T317,T153,T154

 LINE       17620
 EXPRESSION (addr_hit[192] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T88,T120,T14
1	1	0	Covered	T563,T570,T568
1	1	1	Covered	T88,T120,T14

 LINE       17685
 EXPRESSION (addr_hit[193] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T13,T14,T15
1	1	0	Covered	T584,T586,T743
1	1	1	Covered	T13,T14,T15

 LINE       17750
 EXPRESSION (addr_hit[194] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T13,T15,T317
1	1	0	Covered	T565,T564,T568
1	1	1	Covered	T13,T15,T317

 LINE       17815
 EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T2,T29,T65
1	1	0	Covered	T563,T564,T566
1	1	1	Covered	T2,T29,T65

 LINE       17880
 EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T1,T2,T4
1	1	0	Covered	T563,T570,T568
1	1	1	Covered	T1,T2,T4

 LINE       17945
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T168,T129,T317
1	1	0	Covered	T562,T565,T570
1	1	1	Covered	T168,T129,T317

 LINE       17998
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T565,T568,T586
1	1	1	Covered	T1,T2,T4

 LINE       18001
 EXPRESSION (addr_hit[199] & reg_re & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T1,T4,T62
1	1	0	Not Covered
1	1	1	Covered	T1,T4,T62

 LINE       18002
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T1,T4,T62
1	1	0	Covered	T562,T570,T568
1	1	1	Covered	T1,T4,T62

 LINE       18005
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T230,T205,T148
1	1	0	Covered	T565,T568,T742
1	1	1	Covered	T229,T230,T231

 LINE       18008
 EXPRESSION (addr_hit[201] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T4
1	0	1	Covered	T205,T148,T149
1	1	0	Covered	T562,T564,T568
1	1	1	Covered	T48,T49,T205