dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 150816 1 T79 39 T80 121 T81 7
values[2] 4467 1 T80 1 T251 2 T421 11
values[3] 2122 1 T421 2 T556 81 T760 1
values[4] 1551 1 T556 51 T760 1 T906 48
values[5] 1156 1 T556 17 T760 1 T906 40
values[6] 1068 1 T556 13 T760 1 T906 29
values[7] 949 1 T556 2 T760 1 T906 16
values[8] 793 1 T760 1 T906 2 T923 32
values[9] 650 1 T760 1 T923 28 T919 1
values[10] 660 1 T760 1 T923 12 T919 1
values[11] 519 1 T760 1 T923 14 T919 1
values[12] 526 1 T760 1 T923 21 T919 1
values[13] 463 1 T760 1 T923 6 T919 1
values[14] 492 1 T760 1 T923 14 T919 1
values[15] 421 1 T760 1 T923 9 T919 1
values[16] 373 1 T760 1 T923 14 T919 1
values[17] 365 1 T760 1 T923 5 T919 1
values[18] 366 1 T760 1 T923 15 T919 1
values[19] 312 1 T760 1 T923 10 T919 1
values[20] 359 1 T760 1 T923 13 T919 1
values[21] 297 1 T760 1 T923 23 T919 1
values[22] 244 1 T760 1 T923 13 T919 1
values[23] 204 1 T760 1 T923 20 T919 1
values[24] 184 1 T760 1 T923 26 T919 1
values[25] 150 1 T760 1 T923 12 T919 1
values[26] 130 1 T760 1 T923 11 T919 1
values[27] 100 1 T760 1 T923 4 T919 1
values[28] 81 1 T760 1 T919 1 T480 8
values[29] 49 1 T760 1 T919 1 T480 5
values[30] 43 1 T760 1 T919 1 T480 1
values[31] 52 1 T760 1 T919 1 T480 5
values[32] 83 1 T760 1 T919 1 T480 16
values[33] 90 1 T760 1 T919 1 T480 31
values[34] 69 1 T760 1 T919 1 T480 19
values[35] 51 1 T760 1 T919 1 T480 7
values[36] 55 1 T760 1 T919 1 T480 11
values[37] 45 1 T760 1 T919 1 T480 1
values[38] 42 1 T760 1 T919 1 T496 1
values[39] 43 1 T760 1 T919 1 T496 1
values[40] 45 1 T760 1 T919 1 T496 1
values[41] 51 1 T760 1 T919 1 T496 1
values[42] 46 1 T760 1 T919 1 T496 1
values[43] 37 1 T760 1 T919 1 T496 1
values[44] 41 1 T760 1 T919 1 T496 1
values[45] 69 1 T760 1 T919 1 T496 1
values[46] 93 1 T760 1 T919 1 T496 1
values[47] 63 1 T760 1 T919 1 T496 1
values[48] 58 1 T760 1 T919 1 T496 1
values[49] 49 1 T760 1 T919 1 T496 1
values[50] 39 1 T760 1 T919 1 T496 1
values[51] 46 1 T760 1 T919 1 T496 1
values[52] 45 1 T760 1 T919 1 T496 1
values[53] 47 1 T760 1 T919 1 T496 1
values[54] 48 1 T760 1 T919 1 T496 1
values[55] 37 1 T760 1 T919 1 T496 1
values[56] 38 1 T760 1 T919 1 T496 1
values[57] 48 1 T760 1 T919 1 T496 1
values[58] 37 1 T760 1 T919 1 T496 1
values[59] 39 1 T760 1 T919 1 T496 1
values[60] 36 1 T760 1 T919 1 T496 1
values[61] 36 1 T760 1 T919 1 T496 1
values[62] 39 1 T760 1 T919 1 T496 1
values[63] 39 1 T760 1 T919 1 T496 1
values[64] 36 1 T760 1 T919 1 T496 1
values[65] 45 1 T760 1 T919 1 T496 1
values[66] 42 1 T760 1 T919 1 T496 1
values[67] 40 1 T760 1 T919 1 T496 1
values[68] 37 1 T760 1 T919 1 T496 1
values[69] 38 1 T760 1 T919 1 T496 1
values[70] 39 1 T760 1 T919 1 T496 1
values[71] 42 1 T760 1 T919 1 T496 1
values[72] 39 1 T760 1 T919 1 T496 1
values[73] 41 1 T760 1 T919 1 T496 1
values[74] 42 1 T760 1 T919 1 T496 1
values[75] 39 1 T760 1 T919 1 T496 2
values[76] 34 1 T760 1 T919 1 T496 1
values[77] 42 1 T760 1 T919 1 T496 1
values[78] 57 1 T760 1 T919 1 T496 1
values[79] 46 1 T760 1 T919 1 T496 1
values[80] 49 1 T760 1 T919 1 T496 1
values[81] 53 1 T760 1 T919 1 T496 1
values[82] 45 1 T760 1 T919 1 T496 1
values[83] 53 1 T760 1 T919 1 T496 1
values[84] 56 1 T760 1 T919 1 T496 1
values[85] 62 1 T760 1 T919 1 T496 1
values[86] 51 1 T760 1 T919 1 T496 1
values[87] 40 1 T760 1 T919 1 T496 1
values[88] 57 1 T760 1 T919 1 T496 1
values[89] 58 1 T760 1 T919 1 T496 1
values[90] 59 1 T760 1 T919 1 T496 1
values[91] 58 1 T760 1 T919 1 T496 1
values[92] 68 1 T760 1 T919 1 T496 1
values[93] 64 1 T760 1 T919 1 T496 1
values[94] 64 1 T760 1 T919 2 T496 1
values[95] 56 1 T760 1 T919 1 T496 1
values[96] 54 1 T760 1 T919 1 T496 1
values[97] 61 1 T760 1 T919 1 T496 1
values[98] 51 1 T760 1 T919 1 T496 1
values[99] 66 1 T760 1 T919 1 T496 1
values[100] 58 1 T760 1 T919 1 T496 1
values[101] 55 1 T760 1 T919 1 T496 1
values[102] 52 1 T760 1 T919 1 T496 1
values[103] 65 1 T760 1 T919 1 T496 1
values[104] 89 1 T760 1 T919 3 T496 1
values[105] 79 1 T760 1 T919 3 T496 1
values[106] 76 1 T760 1 T919 1 T496 1
values[107] 71 1 T760 1 T919 1 T496 1
values[108] 80 1 T760 1 T919 3 T496 1
values[109] 67 1 T760 1 T919 4 T496 1
values[110] 67 1 T760 1 T919 3 T496 1
values[111] 76 1 T760 1 T919 3 T496 1
values[112] 94 1 T760 1 T919 4 T496 1
values[113] 81 1 T760 1 T919 1 T496 1
values[114] 76 1 T760 1 T919 3 T496 1
values[115] 61 1 T760 1 T919 3 T496 1
values[116] 88 1 T760 1 T919 3 T496 1
values[117] 85 1 T760 1 T919 2 T496 1
values[118] 87 1 T760 1 T919 2 T496 1
values[119] 70 1 T760 1 T919 3 T496 1
values[120] 60 1 T760 1 T919 1 T496 1
values[121] 71 1 T760 1 T919 2 T496 1
values[122] 71 1 T760 1 T919 2 T496 1
values[123] 90 1 T760 1 T919 1 T496 4
values[124] 92 1 T760 1 T919 2 T496 3
values[125] 93 1 T760 2 T919 2 T496 1
values[126] 504 1 T760 12 T919 12 T496 7
values[127] 3461 1 T760 107 T919 108 T496 83
values[128] 6602 1 T760 237 T919 216 T496 236

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%