Unified Coverage Report :: Cond split page

Go back

 LINE       34216
 EXPRESSION (addr_hit[179] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T519,T520,T515
1	1	1	Covered	T4,T37,T9

 LINE       34219
 EXPRESSION (addr_hit[180] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T519,T520,T429
1	1	1	Covered	T4,T27,T56

 LINE       34222
 EXPRESSION (addr_hit[181] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T520,T515,T542
1	1	1	Covered	T4,T27,T28

 LINE       34225
 EXPRESSION (addr_hit[182] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T465,T519,T520
1	1	1	Covered	T4,T27,T28

 LINE       34228
 EXPRESSION (addr_hit[183] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T4,T27,T28

 LINE       34231
 EXPRESSION (addr_hit[184] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T520,T515,T516
1	1	1	Covered	T419,T420,T421

 LINE       34234
 EXPRESSION (addr_hit[185] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T250,T422,T423

 LINE       34237
 EXPRESSION (addr_hit[186] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T515,T516,T531
1	1	1	Covered	T424,T425,T426

 LINE       34240
 EXPRESSION (addr_hit[187] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T516,T522
1	1	1	Covered	T1,T2,T3

 LINE       34243
 EXPRESSION (addr_hit[188] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T1,T2,T3

 LINE       34246
 EXPRESSION (addr_hit[189] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T520,T515,T517
1	1	1	Covered	T427,T428,T429

 LINE       34249
 EXPRESSION (addr_hit[190] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T515,T463
1	1	1	Covered	T400,T430,T431

 LINE       34252
 EXPRESSION (addr_hit[191] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T520,T515,T437
1	1	1	Covered	T1,T2,T3

 LINE       34255
 EXPRESSION (addr_hit[192] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T519,T400,T520
1	1	1	Covered	T432,T433,T434

 LINE       34258
 EXPRESSION (addr_hit[193] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T399,T519,T520
1	1	1	Covered	T4,T12,T13

 LINE       34261
 EXPRESSION (addr_hit[194] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T520,T515,T517
1	1	1	Covered	T4,T28,T118

 LINE       34264
 EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T4,T28,T118

 LINE       34267
 EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T4,T28,T118

 LINE       34270
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T516,T518,T543
1	1	1	Covered	T4,T37,T9

 LINE       34273
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T379,T519,T400
1	1	1	Covered	T4,T37,T9

 LINE       34276
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T400,T515,T517
1	1	1	Covered	T4,T37,T9

 LINE       34279
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T92,T69
1	1	0	Covered	T519,T520,T515
1	1	1	Covered	T4,T37,T9

 LINE       34282
 EXPRESSION (addr_hit[201] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T172,T65,T92
1	1	0	Covered	T519,T520,T516
1	1	1	Covered	T4,T37,T51

 LINE       34285
 EXPRESSION (addr_hit[202] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T517,T544,T521
1	1	1	Covered	T4,T12,T13

 LINE       34288
 EXPRESSION (addr_hit[203] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T521,T522,T545
1	1	1	Covered	T4,T12,T13

 LINE       34291
 EXPRESSION (addr_hit[204] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T399,T519,T520
1	1	1	Covered	T4,T37,T9

 LINE       34294
 EXPRESSION (addr_hit[205] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T519,T546
1	1	1	Covered	T4,T37,T9

 LINE       34297
 EXPRESSION (addr_hit[206] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T515,T516
1	1	1	Covered	T4,T37,T9

 LINE       34300
 EXPRESSION (addr_hit[207] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T519,T515
1	1	1	Covered	T4,T37,T9

 LINE       34303
 EXPRESSION (addr_hit[208] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T520,T546,T515
1	1	1	Covered	T4,T37,T9

 LINE       34306
 EXPRESSION (addr_hit[209] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T516,T518
1	1	1	Covered	T52,T62,T96

 LINE       34309
 EXPRESSION (addr_hit[210] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T429,T515
1	1	1	Covered	T52,T62,T96

 LINE       34312
 EXPRESSION (addr_hit[211] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T25,T92,T69
1	1	0	Covered	T519,T463,T517
1	1	1	Covered	T52,T62,T96

 LINE       34315
 EXPRESSION (addr_hit[212] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T39,T92,T69
1	1	0	Covered	T519,T515,T516
1	1	1	Covered	T52,T62,T96

 LINE       34318
 EXPRESSION (addr_hit[213] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T52,T62,T96

 LINE       34321
 EXPRESSION (addr_hit[214] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T515,T517,T521
1	1	1	Covered	T52,T62,T96

 LINE       34324
 EXPRESSION (addr_hit[215] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T520,T547
1	1	1	Covered	T52,T62,T96

 LINE       34327
 EXPRESSION (addr_hit[216] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T11,T92,T69
1	1	0	Covered	T519,T520,T515
1	1	1	Covered	T52,T62,T96

 LINE       34330
 EXPRESSION (addr_hit[217] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T52,T62,T513

 LINE       34333
 EXPRESSION (addr_hit[218] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T25,T92,T69
1	1	0	Covered	T520,T419,T515
1	1	1	Covered	T52,T62,T96

 LINE       34336
 EXPRESSION (addr_hit[219] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T8,T25
1	1	0	Covered	T519,T433,T438
1	1	1	Covered	T52,T62,T96

 LINE       34339
 EXPRESSION (addr_hit[220] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T515,T517
1	1	1	Covered	T52,T62,T511

 LINE       34342
 EXPRESSION (addr_hit[221] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T8,T25
1	1	0	Covered	T519,T520,T517
1	1	1	Covered	T52,T62,T96

 LINE       34345
 EXPRESSION (addr_hit[222] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T25,T92,T69
1	1	0	Covered	T516,T521,T444
1	1	1	Covered	T52,T62,T412

 LINE       34348
 EXPRESSION (addr_hit[223] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T76,T25,T92
1	1	0	Covered	T379,T519,T516
1	1	1	Covered	T52,T62,T96

 LINE       34351
 EXPRESSION (addr_hit[224] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T25,T92,T69
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T52,T62,T96

 LINE       34354
 EXPRESSION (addr_hit[225] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T75,T92,T69
1	1	0	Covered	T519,T515,T518
1	1	1	Covered	T52,T62,T96

 LINE       34357
 EXPRESSION (addr_hit[226] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T515,T516,T548
1	1	1	Covered	T52,T62,T399

 LINE       34360
 EXPRESSION (addr_hit[227] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T429,T541,T515
1	1	1	Covered	T52,T62,T497

 LINE       34363
 EXPRESSION (addr_hit[228] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T399,T520,T515
1	1	1	Covered	T52,T62,T96

 LINE       34366
 EXPRESSION (addr_hit[229] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T428,T455,T520
1	1	1	Covered	T52,T62,T96

 LINE       34369
 EXPRESSION (addr_hit[230] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T89,T519,T515
1	1	1	Covered	T52,T62,T96

 LINE       34372
 EXPRESSION (addr_hit[231] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T520,T515
1	1	1	Covered	T52,T62,T399

 LINE       34375
 EXPRESSION (addr_hit[232] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T520,T515,T525
1	1	1	Covered	T52,T62,T96

 LINE       34378
 EXPRESSION (addr_hit[233] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T515,T516,T463
1	1	1	Covered	T52,T62,T96

 LINE       34381
 EXPRESSION (addr_hit[234] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T520,T515,T437
1	1	1	Covered	T52,T62,T96

 LINE       34384
 EXPRESSION (addr_hit[235] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T515,T518
1	1	1	Covered	T52,T62,T96

 LINE       34387
 EXPRESSION (addr_hit[236] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T519,T428
1	1	1	Covered	T52,T62,T96

 LINE       34390
 EXPRESSION (addr_hit[237] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T520,T518
1	1	1	Covered	T52,T62,T96

 LINE       34393
 EXPRESSION (addr_hit[238] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T428,T515
1	1	1	Covered	T52,T62,T399

 LINE       34396
 EXPRESSION (addr_hit[239] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T519,T516
1	1	1	Covered	T52,T62,T412

 LINE       34399
 EXPRESSION (addr_hit[240] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T520,T515,T516
1	1	1	Covered	T52,T62,T399

 LINE       34402
 EXPRESSION (addr_hit[241] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T289,T93
1	1	0	Covered	T412,T379,T519
1	1	1	Covered	T52,T62,T96

 LINE       34405
 EXPRESSION (addr_hit[242] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T517,T522,T535
1	1	1	Covered	T52,T62,T497

 LINE       34408
 EXPRESSION (addr_hit[243] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T519,T400,T520
1	1	1	Covered	T52,T62,T398

 LINE       34411
 EXPRESSION (addr_hit[244] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T52,T62,T96

 LINE       34414
 EXPRESSION (addr_hit[245] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T399,T519,T515
1	1	1	Covered	T52,T62,T96

 LINE       34417
 EXPRESSION (addr_hit[246] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T429,T517,T521
1	1	1	Covered	T52,T62,T96

 LINE       34420
 EXPRESSION (addr_hit[247] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T92,T69,T289
1	1	0	Covered	T445,T463,T517
1	1	1	Covered	T52,T62,T96