Unified Coverage Report :: Cond split page

Go back

 LINE       36172
 EXPRESSION (addr_hit[402] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T520,T516,T518
1	1	1	Covered	T10,T32,T14

 LINE       36175
 EXPRESSION (addr_hit[403] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T494
1	1	0	Covered	T519,T400,T520
1	1	1	Covered	T10,T32,T14

 LINE       36178
 EXPRESSION (addr_hit[404] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T507
1	1	0	Covered	T519,T515,T518
1	1	1	Covered	T10,T32,T14

 LINE       36181
 EXPRESSION (addr_hit[405] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T413
1	1	0	Covered	T413,T519,T400
1	1	1	Covered	T10,T32,T14

 LINE       36184
 EXPRESSION (addr_hit[406] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T494
1	1	0	Covered	T519,T515,T516
1	1	1	Covered	T10,T32,T14

 LINE       36187
 EXPRESSION (addr_hit[407] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T414
1	1	0	Covered	T515,T518,T521
1	1	1	Covered	T10,T32,T14

 LINE       36190
 EXPRESSION (addr_hit[408] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T250,T413
1	1	0	Covered	T399,T519,T515
1	1	1	Covered	T10,T32,T14

 LINE       36193
 EXPRESSION (addr_hit[409] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T85,T90
1	1	0	Covered	T515,T445,T521
1	1	1	Covered	T10,T32,T14

 LINE       36196
 EXPRESSION (addr_hit[410] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T414
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T10,T32,T14

 LINE       36199
 EXPRESSION (addr_hit[411] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T479
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T10,T32,T14

 LINE       36202
 EXPRESSION (addr_hit[412] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T414
1	1	0	Covered	T398,T379,T516
1	1	1	Covered	T10,T32,T14

 LINE       36205
 EXPRESSION (addr_hit[413] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T494
1	1	0	Covered	T515,T521,T563
1	1	1	Covered	T10,T32,T14

 LINE       36208
 EXPRESSION (addr_hit[414] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T250
1	1	0	Covered	T419,T516,T518
1	1	1	Covered	T10,T32,T14

 LINE       36211
 EXPRESSION (addr_hit[415] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T417,T414
1	1	0	Covered	T515,T516,T445
1	1	1	Covered	T10,T32,T14

 LINE       36214
 EXPRESSION (addr_hit[416] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T417,T414
1	1	0	Covered	T519,T428,T515
1	1	1	Covered	T10,T32,T14

 LINE       36217
 EXPRESSION (addr_hit[417] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T414
1	1	0	Covered	T519,T515,T516
1	1	1	Covered	T10,T32,T14

 LINE       36220
 EXPRESSION (addr_hit[418] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T90,T414
1	1	0	Covered	T515,T420,T528
1	1	1	Covered	T10,T32,T14

 LINE       36223
 EXPRESSION (addr_hit[419] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T412
1	1	0	Covered	T379,T520,T516
1	1	1	Covered	T10,T32,T14

 LINE       36226
 EXPRESSION (addr_hit[420] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T507
1	1	0	Covered	T520,T525,T521
1	1	1	Covered	T10,T32,T14

 LINE       36229
 EXPRESSION (addr_hit[421] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T411
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T10,T32,T14

 LINE       36232
 EXPRESSION (addr_hit[422] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T250
1	1	0	Covered	T379,T515,T516
1	1	1	Covered	T10,T32,T14

 LINE       36235
 EXPRESSION (addr_hit[423] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T467,T504
1	1	0	Covered	T89,T399,T515
1	1	1	Covered	T10,T32,T14

 LINE       36238
 EXPRESSION (addr_hit[424] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T86,T413
1	1	0	Covered	T519,T477,T517
1	1	1	Covered	T10,T32,T14

 LINE       36241
 EXPRESSION (addr_hit[425] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T250
1	1	0	Covered	T400,T455,T520
1	1	1	Covered	T10,T32,T14

 LINE       36244
 EXPRESSION (addr_hit[426] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T467
1	1	0	Covered	T519,T429,T515
1	1	1	Covered	T10,T32,T14

 LINE       36247
 EXPRESSION (addr_hit[427] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T413,T414
1	1	0	Covered	T515,T516,T445
1	1	1	Covered	T10,T32,T14

 LINE       36250
 EXPRESSION (addr_hit[428] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T250,T413
1	1	0	Covered	T519,T520,T521
1	1	1	Covered	T10,T32,T14

 LINE       36253
 EXPRESSION (addr_hit[429] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T87
1	1	0	Covered	T520,T515,T516
1	1	1	Covered	T10,T32,T14

 LINE       36256
 EXPRESSION (addr_hit[430] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T10,T32,T14

 LINE       36259
 EXPRESSION (addr_hit[431] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T500
1	1	0	Covered	T399,T519,T400
1	1	1	Covered	T22,T10,T32

 LINE       36262
 EXPRESSION (addr_hit[432] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T414
1	1	0	Covered	T519,T520,T515
1	1	1	Covered	T22,T10,T32

 LINE       36265
 EXPRESSION (addr_hit[433] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T90
1	1	0	Covered	T519,T515,T516
1	1	1	Covered	T22,T10,T32

 LINE       36268
 EXPRESSION (addr_hit[434] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T496,T520,T515
1	1	1	Covered	T22,T10,T32

 LINE       36271
 EXPRESSION (addr_hit[435] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T379,T519,T515
1	1	1	Covered	T22,T10,T32

 LINE       36274
 EXPRESSION (addr_hit[436] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T495
1	1	0	Covered	T519,T520,T419
1	1	1	Covered	T22,T10,T32

 LINE       36277
 EXPRESSION (addr_hit[437] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T520,T516,T463
1	1	1	Covered	T22,T10,T32

 LINE       36280
 EXPRESSION (addr_hit[438] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T504
1	1	0	Covered	T519,T520,T419
1	1	1	Covered	T1,T22,T10

 LINE       36283
 EXPRESSION (addr_hit[439] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T414
1	1	0	Covered	T379,T400,T520
1	1	1	Covered	T10,T32,T14

 LINE       36286
 EXPRESSION (addr_hit[440] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T525,T528,T522
1	1	1	Covered	T10,T32,T14

 LINE       36289
 EXPRESSION (addr_hit[441] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T519,T492,T518
1	1	1	Covered	T10,T32,T14

 LINE       36292
 EXPRESSION (addr_hit[442] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T412
1	1	0	Covered	T400,T516,T517
1	1	1	Covered	T10,T32,T14

 LINE       36295
 EXPRESSION (addr_hit[443] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T479
1	1	0	Covered	T379,T429,T515
1	1	1	Covered	T10,T32,T14

 LINE       36298
 EXPRESSION (addr_hit[444] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T90
1	1	0	Covered	T515,T516,T477
1	1	1	Covered	T10,T32,T14

 LINE       36301
 EXPRESSION (addr_hit[445] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T87
1	1	0	Covered	T541,T515,T516
1	1	1	Covered	T10,T32,T14

 LINE       36304
 EXPRESSION (addr_hit[446] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T519,T520,T516
1	1	1	Covered	T10,T32,T14

 LINE       36307
 EXPRESSION (addr_hit[447] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T10,T32,T14

 LINE       36310
 EXPRESSION (addr_hit[448] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T414
1	1	0	Covered	T520,T533,T521
1	1	1	Covered	T10,T32,T14

 LINE       36313
 EXPRESSION (addr_hit[449] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T91
1	1	0	Covered	T399,T379,T519
1	1	1	Covered	T10,T32,T14

 LINE       36316
 EXPRESSION (addr_hit[450] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T525,T521,T458
1	1	1	Covered	T10,T32,T14

 LINE       36319
 EXPRESSION (addr_hit[451] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T414
1	1	0	Covered	T379,T519,T428
1	1	1	Covered	T10,T32,T14

 LINE       36322
 EXPRESSION (addr_hit[452] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T455,T517,T420
1	1	1	Covered	T10,T32,T14

 LINE       36325
 EXPRESSION (addr_hit[453] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T379,T519,T520
1	1	1	Covered	T10,T32,T14

 LINE       36328
 EXPRESSION (addr_hit[454] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T520,T516,T525
1	1	1	Covered	T10,T32,T14

 LINE       36331
 EXPRESSION (addr_hit[455] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T86
1	1	0	Covered	T379,T455,T520
1	1	1	Covered	T10,T32,T14

 LINE       36334
 EXPRESSION (addr_hit[456] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T379,T516,T518
1	1	1	Covered	T10,T32,T14

 LINE       36337
 EXPRESSION (addr_hit[457] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T504
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T10,T32,T14

 LINE       36340
 EXPRESSION (addr_hit[458] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T479
1	1	0	Covered	T515,T517,T521
1	1	1	Covered	T10,T32,T14

 LINE       36343
 EXPRESSION (addr_hit[459] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T89
1	1	0	Covered	T515,T516,T525
1	1	1	Covered	T10,T32,T14

 LINE       36346
 EXPRESSION (addr_hit[460] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T187,T32,T250
1	1	0	Covered	T519,T455,T437
1	1	1	Covered	T10,T32,T14

 LINE       36349
 EXPRESSION (addr_hit[461] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T250,T414
1	1	0	Covered	T519,T520,T518
1	1	1	Covered	T10,T32,T14

 LINE       36352
 EXPRESSION (addr_hit[462] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T414
1	1	0	Covered	T500,T379,T519
1	1	1	Covered	T10,T32,T14

 LINE       36355
 EXPRESSION (addr_hit[463] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T519,T515,T526
1	1	1	Covered	T10,T32,T14

 LINE       36358
 EXPRESSION (addr_hit[464] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T91,T504
1	1	0	Covered	T379,T519,T400
1	1	1	Covered	T10,T32,T14

 LINE       36361
 EXPRESSION (addr_hit[465] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T85,T91
1	1	0	Covered	T379,T519,T450
1	1	1	Covered	T10,T32,T14

 LINE       36364
 EXPRESSION (addr_hit[466] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T479
1	1	0	Covered	T379,T519,T400
1	1	1	Covered	T10,T32,T14

 LINE       36367
 EXPRESSION (addr_hit[467] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T435
1	1	0	Covered	T515,T516,T463
1	1	1	Covered	T10,T32,T14

 LINE       36370
 EXPRESSION (addr_hit[468] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T10,T32,T14

 LINE       36373
 EXPRESSION (addr_hit[469] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T89,T414
1	1	0	Covered	T520,T515,T518
1	1	1	Covered	T10,T32,T14

 LINE       36376
 EXPRESSION (addr_hit[470] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T501
1	1	0	Covered	T379,T520,T515
1	1	1	Covered	T10,T32,T14