Go back

 LINE       1280
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T86,T89
1	1	0	Covered	T432,T398,T379
1	1	1	Covered	T32,T190,T192

 LINE       1283
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T519,T428,T530
1	1	1	Covered	T32,T190,T192

 LINE       1286
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T250,T414,T500
1	1	1	Covered	T32,T190,T192

 LINE       1289
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T87,T89
1	1	0	Covered	T414,T514,T428
1	1	1	Covered	T32,T190,T192

 LINE       1292
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T89,T413
1	1	0	Covered	T413,T414,T435
1	1	1	Covered	T32,T190,T192

 LINE       1295
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T413,T414
1	1	0	Covered	T85,T413,T414
1	1	1	Covered	T32,T190,T192

 LINE       1298
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T172,T69,T235
1	0	1	Covered	T75,T76,T235
1	1	0	Covered	T413,T494,T400
1	1	1	Covered	T39,T75,T76

 LINE       1303
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T75,T76,T235
1	1	0	Covered	T398,T519,T400
1	1	1	Covered	T235,T32,T118

 LINE       1308
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T39,T75,T76
1	0	1	Covered	T32,T280,T270
1	1	0	Covered	T89,T414,T400
1	1	1	Covered	T32,T414,T435

 LINE       1317
 EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T250,T414
1	1	0	Covered	T581,T582
1	1	1	Covered	T1,T4,T39

 LINE       1318
 EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T32,T414,T398
1	1	0	Covered	T583,T584,T585
1	1	1	Covered	T1,T4,T39

 LINE       1319
 EXPRESSION (addr_hit[24] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T4,T39
1	0	1	Covered	T32,T413,T509
1	1	0	Covered	T572,T581,T586
1	1	1	Covered	T1,T2,T3