Unified Coverage Report :: Cond split page

Go back

 LINE       16856
 SUB-EXPRESSION (addr_hit[198] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T2,T4,T5
1	1	Covered	T406,T557,T178

 LINE       16856
 SUB-EXPRESSION (addr_hit[199] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T2,T4,T5
1	1	Covered	T406,T557,T178

 LINE       16856
 SUB-EXPRESSION (addr_hit[200] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T273,T99,T274
1	1	Covered	T406,T557,T174

 LINE       16856
 SUB-EXPRESSION (addr_hit[201] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T2,T4,T5
1	0	Covered	T75,T99,T76
1	1	Covered	T406,T557,T385

 LINE       17062
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T557,T573,T577
1	1	1	Covered	T273,T99,T274

 LINE       17065
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T577,T570
1	1	1	Covered	T131,T132,T273

 LINE       17068
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T577
1	1	1	Covered	T131,T132,T273

 LINE       17071
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T570,T582
1	1	1	Covered	T131,T132,T273

 LINE       17074
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T575,T412
1	1	1	Covered	T131,T132,T273

 LINE       17077
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T577,T586
1	1	1	Covered	T131,T132,T273

 LINE       17080
 EXPRESSION (addr_hit[6] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T575,T412
1	1	1	Covered	T131,T132,T273

 LINE       17083
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T577,T581,T570
1	1	1	Covered	T131,T132,T273

 LINE       17086
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T412
1	1	1	Covered	T131,T132,T273

 LINE       17089
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T575,T574
1	1	1	Covered	T131,T132,T273

 LINE       17092
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T557,T574
1	1	1	Covered	T133,T134,T273

 LINE       17095
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T577,T581,T586
1	1	1	Covered	T133,T134,T273

 LINE       17098
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T557,T574
1	1	1	Covered	T133,T134,T273

 LINE       17101
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T412
1	1	1	Covered	T133,T134,T273

 LINE       17104
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T412
1	1	1	Covered	T133,T134,T273

 LINE       17107
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T570
1	1	1	Covered	T133,T134,T273

 LINE       17110
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T577
1	1	1	Covered	T133,T134,T273

 LINE       17113
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T581,T572
1	1	1	Covered	T133,T134,T273

 LINE       17116
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T575,T412,T577
1	1	1	Covered	T133,T134,T273

 LINE       17119
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T581,T652
1	1	1	Covered	T63,T273,T127

 LINE       17122
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T582
1	1	1	Covered	T63,T273,T127

 LINE       17125
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T575,T412
1	1	1	Covered	T63,T273,T127

 LINE       17128
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T577
1	1	1	Covered	T63,T273,T127

 LINE       17131
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T412
1	1	1	Covered	T63,T273,T127

 LINE       17134
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T575,T574,T581
1	1	1	Covered	T63,T273,T127

 LINE       17137
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T575
1	1	1	Covered	T63,T273,T127

 LINE       17140
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T574
1	1	1	Covered	T63,T273,T127

 LINE       17143
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T412,T570
1	1	1	Covered	T63,T273,T127

 LINE       17146
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T174
1	1	0	Covered	T557,T412,T577
1	1	1	Covered	T38,T273,T127

 LINE       17149
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T412
1	1	1	Covered	T38,T273,T127

 LINE       17152
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T174
1	1	0	Covered	T573,T572,T617
1	1	1	Covered	T38,T273,T127

 LINE       17155
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T577
1	1	1	Covered	T38,T273,T127

 LINE       17158
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T584
1	1	1	Covered	T38,T273,T127

 LINE       17161
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T174
1	1	0	Covered	T557,T574,T412
1	1	1	Covered	T38,T273,T127

 LINE       17164
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T581,T586
1	1	1	Covered	T38,T273,T127

 LINE       17167
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T577,T581
1	1	1	Covered	T38,T273,T127

 LINE       17170
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T577,T570,T586
1	1	1	Covered	T38,T273,T127

 LINE       17173
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T581,T570,T586
1	1	1	Covered	T27,T273,T127

 LINE       17176
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T412
1	1	1	Covered	T27,T273,T127

 LINE       17179
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T575,T574
1	1	1	Covered	T27,T273,T127

 LINE       17182
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T412,T581
1	1	1	Covered	T27,T273,T127

 LINE       17185
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T584,T570
1	1	1	Covered	T27,T273,T127

 LINE       17188
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T412
1	1	1	Covered	T27,T273,T127

 LINE       17191
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T412
1	1	1	Covered	T27,T273,T127

 LINE       17194
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T619
1	1	1	Covered	T27,T273,T127

 LINE       17197
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T574,T412
1	1	1	Covered	T27,T273,T127

 LINE       17200
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T412,T572
1	1	1	Covered	T27,T273,T127

 LINE       17203
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T570,T585
1	1	1	Covered	T27,T273,T127

 LINE       17206
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T575,T577
1	1	1	Covered	T27,T273,T127

 LINE       17209
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T581,T572
1	1	1	Covered	T27,T273,T127

 LINE       17212
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T574
1	1	1	Covered	T27,T273,T127

 LINE       17215
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T577,T570
1	1	1	Covered	T27,T273,T127

 LINE       17218
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T577
1	1	1	Covered	T27,T273,T127

 LINE       17221
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T574,T581
1	1	1	Covered	T27,T273,T127

 LINE       17224
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T577
1	1	1	Covered	T27,T273,T127

 LINE       17227
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T575
1	1	1	Covered	T27,T273,T127

 LINE       17230
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T577,T581
1	1	1	Covered	T27,T273,T127

 LINE       17233
 EXPRESSION (addr_hit[57] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T570,T582,T617
1	1	1	Covered	T27,T273,T127

 LINE       17236
 EXPRESSION (addr_hit[58] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T570,T586
1	1	1	Covered	T27,T273,T127

 LINE       17239
 EXPRESSION (addr_hit[59] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T574
1	1	1	Covered	T27,T273,T127

 LINE       17242
 EXPRESSION (addr_hit[60] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T574,T581
1	1	1	Covered	T27,T273,T127

 LINE       17245
 EXPRESSION (addr_hit[61] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T577
1	1	1	Covered	T27,T273,T127

 LINE       17248
 EXPRESSION (addr_hit[62] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T573,T574,T412
1	1	1	Covered	T27,T273,T127

 LINE       17251
 EXPRESSION (addr_hit[63] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T575
1	1	1	Covered	T27,T273,T127

 LINE       17254
 EXPRESSION (addr_hit[64] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T557,T174
1	1	0	Covered	T406,T557,T581
1	1	1	Covered	T27,T273,T127

 LINE       17257
 EXPRESSION (addr_hit[65] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T412,T581,T570
1	1	1	Covered	T27,T273,T127

 LINE       17260
 EXPRESSION (addr_hit[66] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T577,T570
1	1	1	Covered	T27,T273,T127

 LINE       17263
 EXPRESSION (addr_hit[67] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T574
1	1	1	Covered	T27,T273,T127

 LINE       17266
 EXPRESSION (addr_hit[68] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T574,T577
1	1	1	Covered	T27,T273,T127

 LINE       17269
 EXPRESSION (addr_hit[69] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T575,T577,T570
1	1	1	Covered	T13,T27,T9

 LINE       17272
 EXPRESSION (addr_hit[70] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T575,T412,T586
1	1	1	Covered	T13,T273,T127

 LINE       17275
 EXPRESSION (addr_hit[71] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T557,T573,T574
1	1	1	Covered	T13,T273,T127

 LINE       17278
 EXPRESSION (addr_hit[72] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T4,T5
1	0	1	Covered	T99,T406,T557
1	1	0	Covered	T574,T412,T577
1	1	1	Covered	T13,T9,T10