Go back

 LINE       1303
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T43,T44,T81
1	0	1	Covered	T43,T44,T81
1	1	0	Covered	T460,T437,T426
1	1	1	Covered	T450,T69,T124

 LINE       1308
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T43,T44,T81
1	0	1	Covered	T81,T59,T291
1	1	0	Covered	T426,T441,T582
1	1	1	Covered	T59,T429,T453

 LINE       1317
 EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T3,T4
1	0	1	Covered	T59,T279,T426
1	1	0	Covered	T648,T649,T650
1	1	1	Covered	T2,T5,T8

 LINE       1318
 EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T3,T4
1	0	1	Covered	T59,T94,T438
1	1	0	Covered	T651
1	1	1	Covered	T2,T5,T8

 LINE       1319
 EXPRESSION (addr_hit[24] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T8
1	0	1	Covered	T59,T453,T457
1	1	0	Covered	T648
1	1	1	Covered	T2,T3,T4