Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : tlul_fifo_async
SCORELINECONDTOGGLEFSMBRANCHASSERT

Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_asf_35
tb.dut.u_asf_37
tb.dut.u_asf_39
tb.dut.u_asf_41



Module Instance : tb.dut.u_asf_35

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.11 100.00 96.43 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.67 100.00 100.00 98.70 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
reqfifo 100.00 100.00 100.00 100.00 100.00
rspfifo 98.21 100.00 92.86 100.00 100.00



Module Instance : tb.dut.u_asf_37

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.11 100.00 96.43 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.67 100.00 100.00 98.70 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
reqfifo 100.00 100.00 100.00 100.00 100.00
rspfifo 98.21 100.00 92.86 100.00 100.00



Module Instance : tb.dut.u_asf_39

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.11 100.00 96.43 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.67 100.00 100.00 98.70 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
reqfifo 100.00 100.00 100.00 100.00 100.00
rspfifo 98.21 100.00 92.86 100.00 100.00



Module Instance : tb.dut.u_asf_41

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.11 100.00 96.43 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.67 100.00 100.00 98.70 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
reqfifo 100.00 100.00 100.00 100.00 100.00
rspfifo 98.21 100.00 92.86 100.00 100.00

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%