Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_asf_35.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_35


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_37.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_37


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_39.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_39


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_41.rspfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.21 100.00 92.86 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_41


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_35.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_35


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_37.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_37


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_39.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_39


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00



Module Instance : tb.dut.u_asf_41.reqfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_asf_41


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
sync_rptr 100.00 100.00 100.00
sync_wptr 100.00 100.00 100.00

Line Coverage for Module : prim_fifo_async
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Module : prim_fifo_async ( parameter Width=107,Depth=1,OutputZeroIfEmpty=0,OutputZeroIfInvalid=1,DepthW=1,PTRV_W=1,PTR_WIDTH=1 )
Cond Coverage for Module self-instances :
SCORECOND
100.00 100.00
tb.dut.u_asf_35.reqfifo

SCORECOND
100.00 100.00
tb.dut.u_asf_37.reqfifo

SCORECOND
100.00 100.00
tb.dut.u_asf_39.reqfifo

SCORECOND
100.00 100.00
tb.dut.u_asf_41.reqfifo

TotalCoveredPercent
Conditions1414100.00
Logical1414100.00
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Cond Coverage for Module : prim_fifo_async ( parameter Width=64,Depth=1,OutputZeroIfEmpty=0,OutputZeroIfInvalid=1,DepthW=1,PTRV_W=1,PTR_WIDTH=1 )
Cond Coverage for Module self-instances :
SCORECOND
98.21 92.86
tb.dut.u_asf_35.rspfifo

SCORECOND
98.21 92.86
tb.dut.u_asf_37.rspfifo

SCORECOND
98.21 92.86
tb.dut.u_asf_39.rspfifo

SCORECOND
98.21 92.86
tb.dut.u_asf_41.rspfifo

TotalCoveredPercent
Conditions141392.86
Logical141392.86
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T7
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Module : prim_fifo_async
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Module : prim_fifo_async
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 2147483647 2147483647 0 0
GrayWptr_A 2147483647 2147483647 0 0
ParamCheckDepth_A 7200 7200 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 522247 521679 0 0
T2 2743815 2743736 0 0
T3 186212 185784 0 0
T7 2170032 2169983 0 0
T8 44112 43807 0 0
T9 795043 788917 0 0
T10 412078 411755 0 0
T11 1503748 1503718 0 0
T12 3589332 3588959 0 0
T13 15439 14700 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 522247 521679 0 0
T2 2743815 2743736 0 0
T3 186212 185784 0 0
T7 2170032 2169983 0 0
T8 44112 43807 0 0
T9 795043 788917 0 0
T10 412078 411755 0 0
T11 1503748 1503718 0 0
T12 3589332 3588959 0 0
T13 15439 14700 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 7200 7200 0 0
T1 8 8 0 0
T2 8 8 0 0
T3 8 8 0 0
T7 8 8 0 0
T8 8 8 0 0
T9 8 8 0 0
T10 8 8 0 0
T11 8 8 0 0
T12 8 8 0 0
T13 8 8 0 0

Line Coverage for Instance : tb.dut.u_asf_35.rspfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_35.rspfifo
TotalCoveredPercent
Conditions141392.86
Logical141392.86
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T10
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_35.rspfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_35.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 399061017 398941121 0 0
GrayWptr_A 548001624 547868410 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 548001624 547868410 0 0
T1 41147 41102 0 0
T2 145319 145314 0 0
T3 26295 26235 0 0
T7 331740 331732 0 0
T8 6684 6638 0 0
T9 86418 85750 0 0
T10 18114 18099 0 0
T11 109649 109647 0 0
T12 104450 104439 0 0
T13 3757 3579 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_37.rspfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_37.rspfifo
TotalCoveredPercent
Conditions141392.86
Logical141392.86
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T10
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_37.rspfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_37.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 399061017 398941121 0 0
GrayWptr_A 570741909 570613211 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 570741909 570613211 0 0
T1 45103 45054 0 0
T2 311407 311398 0 0
T3 39655 39565 0 0
T7 390292 390283 0 0
T8 1604 1593 0 0
T9 144032 142923 0 0
T10 80606 80543 0 0
T11 381151 381144 0 0
T12 94955 94945 0 0
T13 3633 3460 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_39.rspfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_39.rspfifo
TotalCoveredPercent
Conditions141392.86
Logical141392.86
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T7
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_39.rspfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_39.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 399061017 398941121 0 0
GrayWptr_A 521239086 521102571 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 521239086 521102571 0 0
T1 78338 78253 0 0
T2 449805 449793 0 0
T3 8190 8171 0 0
T7 245884 245879 0 0
T8 4278 4248 0 0
T9 43209 42872 0 0
T10 76981 76921 0 0
T11 281948 281942 0 0
T12 484269 484218 0 0
T13 2188 2084 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_41.rspfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_41.rspfifo
TotalCoveredPercent
Conditions141392.86
Logical141392.86
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01Not Covered
10CoveredT1,T2,T10
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_41.rspfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_41.rspfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 399061017 398941121 0 0
GrayWptr_A 558107065 557976839 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 558107065 557976839 0 0
T1 41147 41102 0 0
T2 314864 314855 0 0
T3 31036 30965 0 0
T7 296620 296613 0 0
T8 4278 4248 0 0
T9 54732 54308 0 0
T10 48001 47964 0 0
T11 146200 146197 0 0
T12 550754 550697 0 0
T13 1569 1493 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_35.reqfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_35.reqfifo
TotalCoveredPercent
Conditions1414100.00
Logical1414100.00
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T10
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_35.reqfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_35.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 548001624 547868410 0 0
GrayWptr_A 399061017 398941121 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 548001624 547868410 0 0
T1 41147 41102 0 0
T2 145319 145314 0 0
T3 26295 26235 0 0
T7 331740 331732 0 0
T8 6684 6638 0 0
T9 86418 85750 0 0
T10 18114 18099 0 0
T11 109649 109647 0 0
T12 104450 104439 0 0
T13 3757 3579 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_37.reqfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_37.reqfifo
TotalCoveredPercent
Conditions1414100.00
Logical1414100.00
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T10
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_37.reqfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_37.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 570741909 570613211 0 0
GrayWptr_A 399061017 398941121 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 570741909 570613211 0 0
T1 45103 45054 0 0
T2 311407 311398 0 0
T3 39655 39565 0 0
T7 390292 390283 0 0
T8 1604 1593 0 0
T9 144032 142923 0 0
T10 80606 80543 0 0
T11 381151 381144 0 0
T12 94955 94945 0 0
T13 3633 3460 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_39.reqfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_39.reqfifo
TotalCoveredPercent
Conditions1414100.00
Logical1414100.00
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_39.reqfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_39.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 521239086 521102571 0 0
GrayWptr_A 399061017 398941121 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 521239086 521102571 0 0
T1 78338 78253 0 0
T2 449805 449793 0 0
T3 8190 8171 0 0
T7 245884 245879 0 0
T8 4278 4248 0 0
T9 43209 42872 0 0
T10 76981 76921 0 0
T11 281948 281942 0 0
T12 484269 484218 0 0
T13 2188 2084 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

Line Coverage for Instance : tb.dut.u_asf_41.reqfifo
Line No.TotalCoveredPercent
TOTAL3838100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN5611100.00
ALWAYS5944100.00
ALWAYS6844100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN8911100.00
ALWAYS9244100.00
ALWAYS10144100.00
ALWAYS11733100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
ALWAYS19222100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN28411100.00
CONT_ASSIGN28511100.00
CONT_ASSIGN28711100.00
CONT_ASSIGN28811100.00
WARNING: The source file '/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
53 1 1
56 1 1
59 1 1
60 1 1
61 1 1
62 1 1
MISSING_ELSE
68 1 1
69 1 1
70 1 1
71 1 1
MISSING_ELSE
86 1 1
89 1 1
92 1 1
93 1 1
94 1 1
95 1 1
MISSING_ELSE
101 1 1
102 1 1
103 1 1
104 1 1
MISSING_ELSE
117 1 1
118 1 1
120 1 1
130 1 1
131 1 1
132 1 1
166 1 1
167 1 1
171 1 1
172 1 1
192 1 1
193 1 1
MISSING_ELSE
197 1 1
211 1 1
284 1 1
285 1 1
287 1 1
288 1 1


Cond Coverage for Instance : tb.dut.u_asf_41.reqfifo
TotalCoveredPercent
Conditions1414100.00
Logical1414100.00
Non-Logical00
Event00

 LINE       53
 EXPRESSION (wvalid_i & wready_o)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       86
 EXPRESSION (rvalid_o & rready_i)
             ----1---   ----2---
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T9
11CoveredT1,T2,T3

 LINE       130
 EXPRESSION (fifo_wptr_q == (fifo_rptr_sync_q ^ xor_mask))
            -----------------------1----------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION (fifo_wptr_sync_combi == (fifo_rptr_q ^ xor_mask))
            -------------------------1------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fifo_wptr_sync_combi == fifo_rptr_q)
            ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       211
 EXPRESSION (rvalid_o ? rdata_int : '0)
             ----1---
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Instance : tb.dut.u_asf_41.reqfifo
Line No.TotalCoveredPercent
Branches 18 18 100.00
TERNARY 211 2 2 100.00
IF 59 3 3 100.00
IF 68 3 3 100.00
IF 92 3 3 100.00
IF 101 3 3 100.00
IF 117 2 2 100.00
IF 192 2 2 100.00

WARNING: The source file /workspace/xbar_build_mode/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 211 (rvalid_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 59 if ((!rst_wr_ni)) -2-: 61 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 68 if ((!rst_wr_ni)) -2-: 70 if (fifo_incr_wptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 92 if ((!rst_rd_ni)) -2-: 94 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 101 if ((!rst_rd_ni)) -2-: 103 if (fifo_incr_rptr)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 117 if ((!rst_wr_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 192 if (fifo_incr_wptr)

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_asf_41.reqfifo
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 3 3 100.00 3 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 3 3 100.00 3 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
GrayRptr_A 558107065 557976839 0 0
GrayWptr_A 399061017 398941121 0 0
ParamCheckDepth_A 900 900 0 0


GrayRptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 558107065 557976839 0 0
T1 41147 41102 0 0
T2 314864 314855 0 0
T3 31036 30965 0 0
T7 296620 296613 0 0
T8 4278 4248 0 0
T9 54732 54308 0 0
T10 48001 47964 0 0
T11 146200 146197 0 0
T12 550754 550697 0 0
T13 1569 1493 0 0

GrayWptr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 399061017 398941121 0 0
T1 79128 79042 0 0
T2 380605 380594 0 0
T3 20259 20212 0 0
T7 226374 226369 0 0
T8 6817 6770 0 0
T9 116663 115766 0 0
T10 47094 47057 0 0
T11 146200 146197 0 0
T12 588726 588665 0 0
T13 1073 1021 0 0

ParamCheckDepth_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 900 900 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T7 1 1 0 0
T8 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T13 1 1 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%