Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2252664 1 T1 97 T2 2124 T3 1804
values[2] 164415 1 T1 6 T2 174 T3 51
values[3] 36896 1 T1 1 T2 11 T7 1
values[4] 22177 1 T43 88 T16 62 T17 9
values[5] 15887 1 T43 97 T16 30 T17 9
values[6] 12567 1 T43 118 T16 25 T17 9
values[7] 10778 1 T43 158 T16 42 T17 10
values[8] 9333 1 T43 124 T16 65 T17 9
values[9] 8052 1 T43 78 T16 85 T17 9
values[10] 7429 1 T43 75 T16 92 T17 9
values[11] 6467 1 T43 78 T16 75 T17 9
values[12] 5903 1 T43 50 T16 59 T17 9
values[13] 5391 1 T43 44 T16 41 T17 9
values[14] 5096 1 T43 50 T16 36 T17 9
values[15] 4695 1 T43 64 T16 34 T17 9
values[16] 4355 1 T43 48 T16 16 T17 9
values[17] 3971 1 T43 52 T16 16 T17 9
values[18] 3802 1 T43 49 T16 28 T17 9
values[19] 3588 1 T43 65 T16 17 T17 9
values[20] 3344 1 T43 48 T16 28 T17 9
values[21] 3181 1 T43 37 T16 12 T17 9
values[22] 2896 1 T43 54 T16 5 T17 9
values[23] 2638 1 T43 35 T16 4 T17 9
values[24] 2720 1 T43 21 T16 5 T17 9
values[25] 2663 1 T43 21 T16 4 T17 9
values[26] 2450 1 T43 25 T16 4 T17 10
values[27] 2324 1 T43 35 T16 4 T17 9
values[28] 2242 1 T43 25 T16 3 T17 9
values[29] 2194 1 T43 28 T16 3 T17 9
values[30] 2044 1 T43 22 T16 3 T17 10
values[31] 1995 1 T43 23 T16 3 T17 9
values[32] 2013 1 T43 19 T16 8 T17 9
values[33] 2042 1 T43 14 T16 4 T17 9
values[34] 1989 1 T43 9 T16 4 T17 9
values[35] 1970 1 T43 22 T16 2 T17 9
values[36] 1862 1 T43 16 T16 7 T17 10
values[37] 1850 1 T43 19 T16 4 T17 9
values[38] 1739 1 T43 12 T16 6 T17 10
values[39] 1683 1 T43 11 T16 2 T17 10
values[40] 1625 1 T43 21 T16 4 T17 9
values[41] 1703 1 T43 16 T16 3 T17 9
values[42] 1683 1 T43 16 T16 2 T17 9
values[43] 1546 1 T43 10 T16 7 T17 9
values[44] 1514 1 T43 10 T16 8 T17 10
values[45] 1539 1 T43 17 T16 3 T17 9
values[46] 1403 1 T43 12 T16 4 T17 9
values[47] 1440 1 T43 14 T16 2 T17 9
values[48] 1389 1 T43 5 T16 3 T17 9
values[49] 1308 1 T43 8 T16 5 T17 9
values[50] 1387 1 T43 5 T16 3 T17 9
values[51] 1338 1 T43 15 T16 3 T17 9
values[52] 1303 1 T43 13 T16 7 T17 9
values[53] 1344 1 T43 7 T16 6 T17 9
values[54] 1400 1 T43 8 T16 5 T17 10
values[55] 1359 1 T43 12 T16 4 T17 9
values[56] 1365 1 T43 20 T16 4 T17 9
values[57] 1361 1 T43 13 T16 4 T17 9
values[58] 1332 1 T43 12 T16 3 T17 9
values[59] 1393 1 T43 12 T16 2 T17 9
values[60] 1444 1 T43 11 T16 2 T17 9
values[61] 1682 1 T43 20 T16 8 T17 9
values[62] 3129 1 T43 60 T16 17 T17 9
values[63] 13970 1 T43 195 T16 42 T17 216
values[64] 106733 1 T43 298 T16 91 T17 1460


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2330888 1 T1 144 T2 1819 T3 1758
values[2] 384284 1 T1 33 T2 380 T3 105
values[3] 37767 1 T1 8 T2 31 T3 2
values[4] 8235 1 T2 1 T7 3 T11 2
values[5] 3871 1 T11 1 T12 1 T23 5
values[6] 2653 1 T11 1 T23 2 T43 25
values[7] 2053 1 T23 1 T43 24 T16 16
values[8] 1811 1 T43 12 T16 22 T17 1
values[9] 1560 1 T43 11 T16 17 T17 1
values[10] 1359 1 T43 18 T16 21 T17 1
values[11] 1149 1 T43 22 T16 5 T17 1
values[12] 1035 1 T43 18 T16 25 T17 1
values[13] 989 1 T43 19 T16 29 T17 1
values[14] 939 1 T43 19 T16 30 T17 1
values[15] 856 1 T43 5 T16 22 T17 1
values[16] 813 1 T43 14 T16 6 T17 1
values[17] 827 1 T43 10 T16 2 T17 1
values[18] 862 1 T43 8 T16 1 T17 1
values[19] 754 1 T43 2 T16 1 T17 1
values[20] 674 1 T43 2 T16 1 T17 1
values[21] 641 1 T43 2 T16 3 T17 1
values[22] 641 1 T43 1 T16 2 T17 1
values[23] 613 1 T43 3 T16 1 T17 1
values[24] 601 1 T43 1 T16 2 T17 1
values[25] 631 1 T16 1 T17 1 T18 3
values[26] 593 1 T16 2 T17 1 T18 2
values[27] 560 1 T16 1 T17 1 T18 1
values[28] 526 1 T16 1 T17 1 T18 1
values[29] 515 1 T16 1 T17 1 T18 1
values[30] 502 1 T16 1 T17 1 T18 2
values[31] 477 1 T16 3 T17 1 T18 4
values[32] 472 1 T16 2 T17 1 T18 1
values[33] 459 1 T17 1 T18 1 T21 2
values[34] 393 1 T17 1 T18 1 T21 3
values[35] 482 1 T17 1 T18 2 T21 4
values[36] 482 1 T17 1 T18 2 T21 7
values[37] 446 1 T17 1 T18 4 T21 6
values[38] 403 1 T17 1 T18 4 T21 4
values[39] 393 1 T17 1 T18 2 T21 6
values[40] 376 1 T17 1 T18 5 T21 3
values[41] 421 1 T17 1 T18 5 T21 3
values[42] 381 1 T17 1 T18 2 T21 2
values[43] 367 1 T17 1 T18 1 T21 6
values[44] 369 1 T17 1 T18 1 T21 7
values[45] 351 1 T17 1 T18 4 T21 6
values[46] 361 1 T17 1 T18 1 T21 7
values[47] 321 1 T17 1 T18 1 T21 3
values[48] 328 1 T17 1 T18 2 T21 5
values[49] 335 1 T17 1 T18 2 T21 5
values[50] 341 1 T17 1 T18 1 T21 9
values[51] 337 1 T17 1 T18 1 T21 5
values[52] 317 1 T17 1 T18 1 T21 2
values[53] 311 1 T17 1 T18 2 T21 4
values[54] 319 1 T17 1 T18 1 T21 3
values[55] 308 1 T17 1 T18 2 T21 2
values[56] 306 1 T17 1 T18 1 T21 2
values[57] 307 1 T17 1 T18 1 T21 2
values[58] 279 1 T17 1 T18 2 T21 5
values[59] 288 1 T17 1 T18 1 T21 2
values[60] 283 1 T17 1 T18 1 T21 3
values[61] 315 1 T17 1 T18 1 T21 4
values[62] 541 1 T17 1 T18 2 T21 4
values[63] 2691 1 T17 1 T18 42 T21 20
values[64] 21776 1 T17 194 T18 66 T21 235


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 327242 1 T1 3 T2 234 T3 16
values[2] 1634359 1 T1 114 T2 2325 T3 1697
values[3] 414192 1 T1 7 T2 134 T3 48
values[4] 51435 1 T2 5 T7 1 T8 4
values[5] 32938 1 T8 1 T11 2 T23 5
values[6] 23960 1 T43 72 T16 195 T17 9
values[7] 18904 1 T43 98 T16 123 T17 9
values[8] 15614 1 T43 91 T16 167 T17 9
values[9] 13079 1 T43 101 T16 186 T17 9
values[10] 11219 1 T43 115 T16 178 T17 9
values[11] 9616 1 T43 99 T16 128 T17 9
values[12] 8315 1 T43 69 T16 134 T17 9
values[13] 7883 1 T43 66 T16 145 T17 9
values[14] 7124 1 T43 57 T16 105 T17 9
values[15] 6311 1 T43 40 T16 95 T17 9
values[16] 5915 1 T43 52 T16 106 T17 9
values[17] 5350 1 T43 55 T16 59 T17 9
values[18] 4917 1 T43 54 T16 34 T17 9
values[19] 4817 1 T43 74 T16 19 T17 9
values[20] 4463 1 T43 67 T16 11 T17 9
values[21] 4005 1 T43 68 T16 6 T17 9
values[22] 3676 1 T43 61 T16 6 T17 10
values[23] 3395 1 T43 57 T16 7 T17 9
values[24] 3305 1 T43 46 T16 11 T17 9
values[25] 3160 1 T43 60 T16 22 T17 9
values[26] 2975 1 T43 45 T16 25 T17 9
values[27] 2812 1 T43 31 T16 36 T17 9
values[28] 2719 1 T43 31 T16 14 T17 9
values[29] 2481 1 T43 35 T16 3 T17 9
values[30] 2353 1 T43 23 T16 3 T17 9
values[31] 2236 1 T43 15 T16 7 T17 9
values[32] 2046 1 T43 17 T16 10 T17 9
values[33] 1983 1 T43 24 T16 4 T17 9
values[34] 1908 1 T43 22 T16 5 T17 9
values[35] 1781 1 T43 13 T16 3 T17 9
values[36] 1784 1 T43 12 T16 5 T17 9
values[37] 1782 1 T43 15 T16 12 T17 9
values[38] 1635 1 T43 13 T16 4 T17 9
values[39] 1619 1 T43 14 T16 3 T17 9
values[40] 1678 1 T43 15 T16 4 T17 9
values[41] 1687 1 T43 22 T16 7 T17 9
values[42] 1612 1 T43 15 T16 3 T17 9
values[43] 1538 1 T43 21 T16 5 T17 9
values[44] 1512 1 T43 18 T16 4 T17 9
values[45] 1428 1 T43 13 T16 5 T17 9
values[46] 1447 1 T43 15 T16 4 T17 11
values[47] 1399 1 T43 18 T16 3 T17 9
values[48] 1447 1 T43 11 T16 6 T17 9
values[49] 1470 1 T43 14 T16 5 T17 9
values[50] 1422 1 T43 22 T16 4 T17 9
values[51] 1415 1 T43 18 T16 6 T17 9
values[52] 1403 1 T43 9 T16 5 T17 9
values[53] 1349 1 T43 16 T16 2 T17 9
values[54] 1351 1 T43 11 T16 4 T17 9
values[55] 1310 1 T43 11 T16 5 T17 9
values[56] 1354 1 T43 12 T16 5 T17 9
values[57] 1369 1 T43 15 T16 12 T17 9
values[58] 1301 1 T43 9 T16 3 T17 9
values[59] 1351 1 T43 14 T16 3 T17 9
values[60] 1323 1 T43 17 T16 6 T17 9
values[61] 1477 1 T43 10 T16 16 T17 9
values[62] 2807 1 T43 23 T16 29 T17 9
values[63] 16273 1 T43 92 T16 110 T17 280
values[64] 105535 1 T43 246 T16 110 T17 1341

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%