Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64




Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2418959 1 T1 1564 T2 1502 T3 138
values[2] 173555 1 T1 128 T2 99 T3 12
values[3] 34634 1 T1 4 T7 5 T10 10
values[4] 21628 1 T72 5 T18 6 T73 2
values[5] 16003 1 T72 5 T18 6 T19 131
values[6] 12792 1 T72 5 T18 6 T19 76
values[7] 10933 1 T72 5 T18 6 T19 89
values[8] 9165 1 T72 5 T18 6 T19 67
values[9] 7822 1 T72 5 T18 6 T19 69
values[10] 6974 1 T72 5 T18 6 T19 71
values[11] 6514 1 T72 5 T18 6 T19 64
values[12] 5809 1 T72 5 T18 6 T19 46
values[13] 5149 1 T72 5 T18 6 T19 39
values[14] 5029 1 T72 5 T18 6 T19 49
values[15] 4824 1 T72 5 T18 6 T19 43
values[16] 4446 1 T72 5 T18 6 T19 32
values[17] 4169 1 T72 5 T18 6 T19 37
values[18] 3872 1 T72 5 T18 6 T19 47
values[19] 3662 1 T72 5 T18 6 T19 72
values[20] 3438 1 T72 5 T18 6 T19 84
values[21] 3308 1 T72 5 T18 6 T19 69
values[22] 3222 1 T72 5 T18 6 T19 45
values[23] 3081 1 T72 6 T18 6 T19 24
values[24] 2777 1 T72 5 T18 6 T19 31
values[25] 2562 1 T72 5 T18 6 T19 39
values[26] 2501 1 T72 5 T18 6 T19 21
values[27] 2387 1 T72 5 T18 6 T19 27
values[28] 2311 1 T72 5 T18 6 T19 40
values[29] 2243 1 T72 5 T18 6 T19 30
values[30] 2228 1 T72 5 T18 6 T19 21
values[31] 2238 1 T72 5 T18 6 T19 23
values[32] 2113 1 T72 5 T18 6 T19 33
values[33] 1995 1 T72 5 T18 6 T19 28
values[34] 1827 1 T72 5 T18 6 T19 32
values[35] 1815 1 T72 5 T18 6 T19 26
values[36] 1675 1 T72 5 T18 6 T19 16
values[37] 1675 1 T72 5 T18 6 T19 19
values[38] 1650 1 T72 5 T18 6 T19 25
values[39] 1606 1 T72 5 T18 6 T19 16
values[40] 1563 1 T72 5 T18 6 T19 25
values[41] 1655 1 T72 5 T18 6 T19 33
values[42] 1604 1 T72 5 T18 7 T19 30
values[43] 1585 1 T72 5 T18 6 T19 17
values[44] 1595 1 T72 5 T18 6 T19 16
values[45] 1490 1 T72 5 T18 6 T19 12
values[46] 1402 1 T72 5 T18 6 T19 15
values[47] 1463 1 T72 5 T18 8 T19 17
values[48] 1468 1 T72 5 T18 6 T19 21
values[49] 1460 1 T72 5 T18 6 T19 14
values[50] 1407 1 T72 5 T18 6 T19 19
values[51] 1369 1 T72 5 T18 6 T19 12
values[52] 1393 1 T72 6 T18 6 T19 13
values[53] 1375 1 T72 6 T18 6 T19 12
values[54] 1333 1 T72 5 T18 6 T19 14
values[55] 1331 1 T72 5 T18 6 T19 14
values[56] 1274 1 T72 5 T18 6 T19 9
values[57] 1272 1 T72 5 T18 6 T19 14
values[58] 1254 1 T72 5 T18 6 T19 10
values[59] 1302 1 T72 5 T18 6 T19 21
values[60] 1341 1 T72 5 T18 6 T19 14
values[61] 1527 1 T72 5 T18 7 T19 18
values[62] 2392 1 T72 5 T18 6 T19 37
values[63] 7255 1 T72 6 T18 7 T19 197
values[64] 115698 1 T72 992 T18 1157 T19 372


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2469441 1 T1 1412 T2 1225 T3 76
values[2] 413838 1 T1 376 T2 329 T3 23
values[3] 39615 1 T1 52 T2 16 T3 5
values[4] 7709 1 T1 5 T2 1 T3 1
values[5] 3540 1 T10 3 T14 2 T25 1
values[6] 2496 1 T10 1 T14 1 T72 2
values[7] 1945 1 T14 1 T18 3 T73 2
values[8] 1712 1 T14 1 T18 3 T19 18
values[9] 1627 1 T18 3 T19 37 T20 12
values[10] 1551 1 T18 3 T19 37 T20 10
values[11] 1396 1 T18 3 T19 39 T20 22
values[12] 1372 1 T18 3 T19 39 T20 13
values[13] 1382 1 T18 3 T19 39 T20 7
values[14] 1308 1 T18 3 T19 23 T20 4
values[15] 1212 1 T18 3 T19 35 T20 13
values[16] 1064 1 T18 3 T19 20 T20 19
values[17] 1055 1 T18 3 T19 17 T20 17
values[18] 969 1 T18 3 T19 15 T20 10
values[19] 979 1 T18 3 T19 18 T20 7
values[20] 927 1 T18 3 T19 17 T20 5
values[21] 903 1 T18 3 T19 11 T20 3
values[22] 851 1 T18 3 T19 7 T20 1
values[23] 772 1 T18 3 T19 11 T20 1
values[24] 811 1 T18 3 T19 11 T20 1
values[25] 783 1 T18 3 T19 16 T20 1
values[26] 798 1 T18 3 T19 17 T78 4
values[27] 724 1 T18 3 T19 15 T78 4
values[28] 721 1 T18 3 T19 8 T78 4
values[29] 679 1 T18 3 T19 10 T78 4
values[30] 673 1 T18 3 T19 3 T78 4
values[31] 621 1 T18 3 T19 4 T78 4
values[32] 593 1 T18 3 T19 1 T78 4
values[33] 568 1 T18 3 T19 1 T78 4
values[34] 561 1 T18 3 T19 3 T78 4
values[35] 557 1 T18 3 T19 3 T78 4
values[36] 525 1 T18 3 T19 1 T78 4
values[37] 527 1 T18 3 T19 1 T78 4
values[38] 568 1 T18 3 T19 1 T78 4
values[39] 581 1 T18 3 T19 4 T78 4
values[40] 542 1 T18 3 T19 1 T78 4
values[41] 514 1 T18 3 T19 5 T78 4
values[42] 541 1 T18 3 T19 5 T78 4
values[43] 500 1 T18 3 T19 2 T78 4
values[44] 526 1 T18 3 T19 5 T78 4
values[45] 449 1 T18 3 T19 3 T78 4
values[46] 467 1 T18 3 T19 1 T78 4
values[47] 455 1 T18 3 T78 4 T162 1
values[48] 439 1 T18 3 T78 4 T162 1
values[49] 409 1 T18 3 T78 4 T162 2
values[50] 433 1 T18 3 T78 4 T162 3
values[51] 408 1 T18 3 T78 4 T162 2
values[52] 435 1 T18 3 T78 4 T162 2
values[53] 419 1 T18 3 T78 5 T162 2
values[54] 374 1 T18 3 T78 4 T162 2
values[55] 407 1 T18 3 T78 4 T162 2
values[56] 416 1 T18 3 T78 4 T162 2
values[57] 385 1 T18 3 T78 4 T162 2
values[58] 392 1 T18 3 T78 4 T162 2
values[59] 373 1 T18 3 T78 4 T162 1
values[60] 393 1 T18 3 T78 4 T162 1
values[61] 426 1 T18 3 T78 4 T162 2
values[62] 684 1 T18 3 T78 4 T162 7
values[63] 2382 1 T18 3 T78 6 T162 5
values[64] 29387 1 T18 484 T78 767 T162 144


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 309238 1 T1 16 T2 11 T3 1
values[2] 1748300 1 T1 410 T2 1383 T3 133
values[3] 489583 1 T1 1465 T2 105 T3 18
values[4] 47694 1 T1 24 T3 5 T7 6
values[5] 30776 1 T25 1 T72 5 T18 6
values[6] 23851 1 T72 5 T18 6 T19 361
values[7] 19415 1 T72 5 T18 6 T19 349
values[8] 16005 1 T72 5 T18 6 T19 254
values[9] 13735 1 T72 5 T18 6 T19 232
values[10] 12154 1 T72 5 T18 6 T19 223
values[11] 10698 1 T72 5 T18 6 T19 176
values[12] 9592 1 T72 5 T18 6 T19 205
values[13] 9032 1 T72 5 T18 6 T19 194
values[14] 8156 1 T72 5 T18 6 T19 170
values[15] 7280 1 T72 5 T18 6 T19 120
values[16] 6602 1 T72 5 T18 6 T19 153
values[17] 6202 1 T72 5 T18 6 T19 158
values[18] 5731 1 T72 5 T18 6 T19 151
values[19] 5292 1 T72 5 T18 6 T19 144
values[20] 4887 1 T72 5 T18 6 T19 140
values[21] 4443 1 T72 5 T18 6 T19 106
values[22] 3851 1 T72 5 T18 6 T19 73
values[23] 3545 1 T72 5 T18 6 T19 80
values[24] 3216 1 T72 5 T18 6 T19 57
values[25] 2909 1 T72 5 T18 6 T19 57
values[26] 2667 1 T72 5 T18 6 T19 57
values[27] 2523 1 T72 5 T18 6 T19 50
values[28] 2453 1 T72 5 T18 6 T19 55
values[29] 2320 1 T72 5 T18 6 T19 41
values[30] 2243 1 T72 5 T18 6 T19 42
values[31] 2224 1 T72 5 T18 6 T19 44
values[32] 2213 1 T72 5 T18 6 T19 39
values[33] 2099 1 T72 5 T18 6 T19 42
values[34] 2003 1 T72 5 T18 7 T19 25
values[35] 1984 1 T72 5 T18 7 T19 25
values[36] 1835 1 T72 5 T18 6 T19 15
values[37] 1782 1 T72 5 T18 6 T19 21
values[38] 1748 1 T72 5 T18 7 T19 14
values[39] 1672 1 T72 5 T18 6 T19 12
values[40] 1668 1 T72 5 T18 6 T19 25
values[41] 1703 1 T72 5 T18 6 T19 19
values[42] 1641 1 T72 5 T18 6 T19 34
values[43] 1605 1 T72 5 T18 6 T19 19
values[44] 1570 1 T72 5 T18 6 T19 17
values[45] 1561 1 T72 5 T18 6 T19 14
values[46] 1560 1 T72 5 T18 6 T19 30
values[47] 1594 1 T72 5 T18 6 T19 28
values[48] 1474 1 T72 5 T18 6 T19 18
values[49] 1410 1 T72 5 T18 6 T19 18
values[50] 1386 1 T72 5 T18 6 T19 21
values[51] 1360 1 T72 5 T18 6 T19 16
values[52] 1384 1 T72 5 T18 6 T19 12
values[53] 1313 1 T72 5 T18 6 T19 15
values[54] 1304 1 T72 5 T18 6 T19 13
values[55] 1298 1 T72 5 T18 6 T19 13
values[56] 1256 1 T72 5 T18 6 T19 17
values[57] 1312 1 T72 5 T18 6 T19 21
values[58] 1270 1 T72 5 T18 7 T19 14
values[59] 1218 1 T72 5 T18 6 T19 24
values[60] 1296 1 T72 5 T18 6 T19 22
values[61] 1377 1 T72 5 T18 6 T19 19
values[62] 2094 1 T72 5 T18 6 T19 45
values[63] 6278 1 T72 7 T18 8 T19 183
values[64] 115336 1 T72 894 T18 1234 T19 336

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%