Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2206829 1 T1 104 T2 1852 T3 6027
values[2] 148945 1 T1 11 T2 57 T3 1392
values[3] 31287 1 T1 2 T2 1 T3 5
values[4] 19896 1 T3 8 T14 753 T34 3
values[5] 14373 1 T3 4 T14 540 T46 6
values[6] 11529 1 T3 8 T14 472 T46 6
values[7] 9706 1 T3 16 T14 372 T46 6
values[8] 8401 1 T3 7 T14 311 T46 6
values[9] 7638 1 T3 8 T14 297 T46 6
values[10] 6768 1 T3 1 T14 261 T46 6
values[11] 6287 1 T3 7 T14 212 T46 6
values[12] 5747 1 T3 12 T14 235 T46 6
values[13] 5002 1 T3 6 T14 201 T46 6
values[14] 4705 1 T3 3 T14 154 T46 6
values[15] 4517 1 T3 15 T14 130 T46 6
values[16] 4123 1 T3 15 T14 116 T46 6
values[17] 3824 1 T3 16 T14 116 T46 6
values[18] 3725 1 T3 13 T14 115 T46 6
values[19] 3572 1 T3 12 T14 127 T46 6
values[20] 3330 1 T3 7 T14 116 T46 6
values[21] 3345 1 T3 18 T14 104 T46 6
values[22] 3138 1 T3 10 T14 105 T46 6
values[23] 2850 1 T3 11 T14 143 T46 6
values[24] 2641 1 T3 1 T14 119 T46 6
values[25] 2554 1 T3 1 T14 103 T46 6
values[26] 2438 1 T3 5 T14 88 T46 6
values[27] 2333 1 T3 1 T14 76 T46 7
values[28] 2240 1 T3 1 T14 112 T46 6
values[29] 2097 1 T3 1 T14 84 T46 6
values[30] 1945 1 T3 2 T14 77 T46 6
values[31] 1996 1 T3 1 T14 106 T46 6
values[32] 1969 1 T3 1 T14 75 T46 6
values[33] 1849 1 T3 1 T14 44 T46 6
values[34] 1788 1 T3 1 T14 39 T46 6
values[35] 1820 1 T3 1 T14 51 T46 6
values[36] 1780 1 T3 3 T14 55 T46 6
values[37] 1838 1 T3 1 T14 52 T46 6
values[38] 1770 1 T3 1 T14 50 T46 6
values[39] 1692 1 T3 3 T14 61 T46 6
values[40] 1669 1 T3 4 T14 43 T46 6
values[41] 1540 1 T3 2 T14 32 T46 6
values[42] 1417 1 T3 4 T14 37 T46 6
values[43] 1398 1 T3 9 T14 37 T46 6
values[44] 1439 1 T3 2 T14 36 T46 6
values[45] 1371 1 T3 3 T14 35 T46 6
values[46] 1379 1 T3 1 T14 29 T46 6
values[47] 1432 1 T3 6 T14 21 T46 6
values[48] 1353 1 T3 2 T14 20 T46 6
values[49] 1390 1 T14 23 T46 6 T18 1
values[50] 1398 1 T14 18 T46 6 T18 4
values[51] 1380 1 T14 23 T46 6 T18 1
values[52] 1383 1 T14 27 T46 7 T18 1
values[53] 1340 1 T14 25 T46 6 T18 4
values[54] 1349 1 T14 15 T46 6 T18 2
values[55] 1327 1 T14 17 T46 6 T18 2
values[56] 1302 1 T14 19 T46 6 T18 1
values[57] 1257 1 T14 19 T46 6 T18 1
values[58] 1290 1 T14 22 T46 6 T18 2
values[59] 1301 1 T14 24 T46 6 T18 2
values[60] 1336 1 T14 23 T46 6 T18 1
values[61] 1583 1 T14 28 T46 6 T18 2
values[62] 2584 1 T14 80 T46 6 T18 2
values[63] 7640 1 T14 205 T46 6 T18 6
values[64] 131044 1 T14 622 T46 1096 T18 135


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2262795 1 T1 123 T2 1678 T3 6327
values[2] 379273 1 T1 41 T2 102 T3 1140
values[3] 38908 1 T1 5 T2 4 T3 29
values[4] 7884 1 T3 4 T9 1 T10 1
values[5] 3437 1 T3 1 T7 2 T14 55
values[6] 2246 1 T14 38 T34 3 T45 1
values[7] 1822 1 T14 45 T45 2 T46 1
values[8] 1644 1 T14 32 T45 3 T46 1
values[9] 1478 1 T14 42 T45 2 T46 1
values[10] 1351 1 T14 49 T45 2 T46 1
values[11] 1255 1 T14 53 T46 1 T18 4
values[12] 1146 1 T14 49 T46 1 T18 1
values[13] 1086 1 T14 45 T46 1 T18 1
values[14] 1012 1 T14 37 T46 1 T18 1
values[15] 999 1 T14 24 T46 1 T18 1
values[16] 909 1 T14 15 T46 1 T18 1
values[17] 846 1 T14 23 T46 1 T18 1
values[18] 785 1 T14 18 T46 1 T18 3
values[19] 732 1 T14 20 T46 1 T18 1
values[20] 670 1 T14 26 T46 1 T18 1
values[21] 630 1 T14 16 T46 1 T18 3
values[22] 663 1 T14 11 T46 1 T18 6
values[23] 619 1 T14 11 T46 1 T18 1
values[24] 624 1 T14 13 T46 1 T18 2
values[25] 599 1 T14 15 T46 1 T18 5
values[26] 611 1 T14 19 T46 1 T18 3
values[27] 629 1 T14 19 T46 1 T18 2
values[28] 599 1 T14 19 T46 1 T18 2
values[29] 623 1 T14 17 T46 1 T18 1
values[30] 586 1 T14 21 T46 1 T18 2
values[31] 561 1 T14 25 T46 1 T18 1
values[32] 549 1 T14 21 T46 1 T18 2
values[33] 524 1 T14 14 T46 1 T18 1
values[34] 492 1 T14 14 T46 1 T18 1
values[35] 486 1 T14 7 T46 1 T18 1
values[36] 475 1 T14 11 T46 1 T18 2
values[37] 492 1 T14 18 T46 1 T18 2
values[38] 483 1 T14 13 T46 1 T18 4
values[39] 466 1 T14 12 T46 1 T18 2
values[40] 439 1 T14 7 T46 1 T18 3
values[41] 420 1 T14 7 T46 1 T18 1
values[42] 406 1 T14 6 T46 1 T18 1
values[43] 416 1 T14 7 T46 1 T18 1
values[44] 387 1 T14 7 T46 1 T18 2
values[45] 435 1 T14 7 T46 1 T18 2
values[46] 413 1 T14 6 T46 1 T18 1
values[47] 408 1 T14 7 T46 1 T18 2
values[48] 405 1 T14 10 T46 1 T18 3
values[49] 436 1 T14 15 T46 1 T18 1
values[50] 415 1 T14 23 T46 1 T18 1
values[51] 365 1 T14 6 T46 1 T18 4
values[52] 383 1 T14 12 T46 1 T18 5
values[53] 353 1 T14 11 T46 1 T18 4
values[54] 332 1 T14 4 T46 1 T18 2
values[55] 358 1 T14 3 T46 1 T18 3
values[56] 353 1 T14 2 T46 1 T18 2
values[57] 344 1 T14 7 T46 1 T18 1
values[58] 360 1 T14 10 T46 1 T18 2
values[59] 350 1 T14 7 T46 1 T18 1
values[60] 349 1 T14 3 T46 1 T18 1
values[61] 385 1 T14 6 T46 1 T18 4
values[62] 661 1 T14 4 T46 1 T18 1
values[63] 2412 1 T14 8 T46 1 T18 5
values[64] 28650 1 T14 19 T46 197 T18 147


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 294165 1 T1 2 T2 350 T3 59
values[2] 1607099 1 T1 34 T2 748 T3 6880
values[3] 416148 1 T1 58 T2 666 T3 657
values[4] 42407 1 T1 1 T2 6 T3 8
values[5] 26881 1 T3 15 T13 1 T14 978
values[6] 20590 1 T3 9 T14 653 T46 6
values[7] 17226 1 T3 2 T14 494 T46 6
values[8] 14357 1 T3 8 T14 404 T46 6
values[9] 11915 1 T3 18 T14 303 T46 6
values[10] 10390 1 T3 7 T14 266 T46 6
values[11] 9270 1 T3 5 T14 270 T46 6
values[12] 8259 1 T3 7 T14 324 T46 6
values[13] 7495 1 T3 16 T14 311 T46 6
values[14] 7100 1 T3 19 T14 288 T46 6
values[15] 6319 1 T3 3 T14 284 T46 6
values[16] 5732 1 T3 2 T14 245 T46 6
values[17] 5349 1 T3 2 T14 231 T46 6
values[18] 5039 1 T3 13 T14 227 T46 6
values[19] 4577 1 T3 16 T14 201 T46 6
values[20] 4095 1 T3 12 T14 137 T46 6
values[21] 3765 1 T3 2 T14 109 T46 6
values[22] 3516 1 T3 3 T14 135 T46 6
values[23] 3196 1 T3 1 T14 153 T46 6
values[24] 2890 1 T3 1 T14 120 T46 6
values[25] 2757 1 T3 7 T14 146 T46 6
values[26] 2668 1 T3 1 T14 189 T46 6
values[27] 2501 1 T3 6 T14 117 T46 6
values[28] 2242 1 T3 9 T14 87 T46 6
values[29] 2035 1 T3 7 T14 74 T46 6
values[30] 2099 1 T3 2 T14 70 T46 6
values[31] 1959 1 T14 62 T46 6 T18 1
values[32] 1877 1 T14 70 T46 6 T18 1
values[33] 1822 1 T14 77 T46 6 T18 1
values[34] 1794 1 T14 58 T46 6 T18 4
values[35] 1722 1 T14 63 T46 6 T18 1
values[36] 1659 1 T14 67 T46 6 T18 2
values[37] 1644 1 T14 54 T46 6 T18 3
values[38] 1649 1 T14 44 T46 7 T18 3
values[39] 1610 1 T14 37 T46 6 T18 1
values[40] 1583 1 T14 40 T46 6 T18 2
values[41] 1531 1 T14 34 T46 6 T18 2
values[42] 1543 1 T14 51 T46 6 T18 2
values[43] 1481 1 T14 42 T46 6 T18 3
values[44] 1468 1 T14 34 T46 6 T18 3
values[45] 1465 1 T14 40 T46 6 T18 1
values[46] 1475 1 T14 45 T46 6 T18 1
values[47] 1434 1 T14 38 T46 6 T18 1
values[48] 1391 1 T14 39 T46 6 T18 2
values[49] 1453 1 T14 38 T46 6 T18 3
values[50] 1470 1 T14 22 T46 6 T18 1
values[51] 1437 1 T14 15 T46 6 T18 1
values[52] 1392 1 T14 30 T46 6 T18 3
values[53] 1362 1 T14 23 T46 6 T18 1
values[54] 1350 1 T14 22 T46 6 T18 1
values[55] 1347 1 T14 20 T46 6 T18 2
values[56] 1328 1 T14 21 T46 6 T18 1
values[57] 1367 1 T14 22 T46 6 T18 1
values[58] 1312 1 T14 19 T46 6 T18 1
values[59] 1297 1 T14 24 T46 6 T18 1
values[60] 1364 1 T14 22 T46 6 T18 1
values[61] 1464 1 T14 19 T46 6 T18 2
values[62] 2177 1 T14 37 T46 6 T18 1
values[63] 6896 1 T14 114 T46 22 T18 2
values[64] 131475 1 T14 380 T46 1089 T18 108

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%