Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_26/xbar_main-sim-vcs/xbar_build_mode/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64
tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg 100.00 1 100 1 64 64



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64



Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2386578 1 T1 126 T2 174 T3 109
values[2] 181324 1 T1 10 T2 12 T3 7
values[3] 44411 1 T29 2 T20 1 T30 3
values[4] 28239 1 T64 129 T25 56 T47 7
values[5] 19885 1 T64 82 T25 51 T47 13
values[6] 15543 1 T64 82 T25 41 T47 7
values[7] 12801 1 T64 76 T25 24 T47 7
values[8] 10908 1 T64 64 T25 32 T47 6
values[9] 9671 1 T64 49 T25 26 T47 15
values[10] 8523 1 T64 54 T25 25 T47 19
values[11] 7478 1 T64 30 T25 26 T47 9
values[12] 6498 1 T64 14 T25 29 T47 12
values[13] 5742 1 T64 18 T25 17 T47 15
values[14] 5373 1 T64 14 T25 15 T47 11
values[15] 5083 1 T64 18 T25 11 T47 9
values[16] 4725 1 T64 17 T25 24 T47 5
values[17] 4416 1 T64 15 T25 11 T47 2
values[18] 3829 1 T64 4 T25 8 T47 2
values[19] 3760 1 T64 4 T25 8 T47 8
values[20] 3602 1 T64 3 T25 17 T47 9
values[21] 3425 1 T64 8 T25 15 T47 4
values[22] 3335 1 T64 3 T25 21 T47 16
values[23] 3162 1 T64 7 T25 22 T47 15
values[24] 2862 1 T64 6 T25 17 T47 12
values[25] 2918 1 T64 3 T25 11 T47 7
values[26] 2753 1 T64 3 T25 15 T47 12
values[27] 2602 1 T64 6 T25 6 T47 11
values[28] 2527 1 T64 6 T25 5 T47 5
values[29] 2517 1 T64 4 T25 7 T47 3
values[30] 2396 1 T64 3 T25 8 T47 8
values[31] 2212 1 T64 4 T25 5 T47 3
values[32] 2094 1 T64 6 T25 4 T47 4
values[33] 2042 1 T64 4 T25 5 T47 2
values[34] 1934 1 T64 2 T25 4 T47 1
values[35] 1899 1 T64 8 T25 4 T47 1
values[36] 1919 1 T64 18 T25 5 T47 2
values[37] 1910 1 T64 9 T25 3 T47 3
values[38] 1842 1 T64 5 T25 8 T47 1
values[39] 1773 1 T64 8 T25 15 T47 1
values[40] 1676 1 T64 6 T25 10 T47 5
values[41] 1645 1 T64 7 T25 9 T47 1
values[42] 1704 1 T64 9 T25 14 T47 2
values[43] 1710 1 T64 12 T25 9 T47 2
values[44] 1679 1 T64 7 T25 5 T47 3
values[45] 1660 1 T64 3 T25 5 T47 3
values[46] 1636 1 T64 3 T25 8 T47 2
values[47] 1611 1 T64 2 T25 3 T47 2
values[48] 1536 1 T64 1 T25 5 T47 10
values[49] 1511 1 T64 1 T25 5 T47 6
values[50] 1478 1 T64 1 T25 5 T47 4
values[51] 1476 1 T64 1 T25 6 T47 4
values[52] 1462 1 T64 1 T25 4 T47 2
values[53] 1441 1 T64 1 T25 6 T47 2
values[54] 1439 1 T64 1 T25 5 T47 9
values[55] 1478 1 T64 2 T25 4 T47 6
values[56] 1461 1 T64 4 T25 11 T47 2
values[57] 1413 1 T64 2 T25 9 T47 6
values[58] 1390 1 T64 1 T25 7 T47 11
values[59] 1395 1 T64 1 T25 7 T47 2
values[60] 1480 1 T64 2 T25 6 T47 4
values[61] 1839 1 T64 8 T25 10 T96 15
values[62] 3378 1 T64 14 T25 29 T96 36
values[63] 9353 1 T64 22 T25 102 T96 76
values[64] 114929 1 T64 36 T25 197 T96 154


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2483654 1 T1 118 T2 110 T3 125
values[2] 420213 1 T1 41 T2 30 T3 26
values[3] 42400 1 T1 5 T2 2 T10 1
values[4] 8489 1 T12 1 T17 2 T19 2
values[5] 3807 1 T25 20 T47 2 T184 1
values[6] 2786 1 T25 15 T96 15 T99 9
values[7] 2407 1 T25 11 T96 16 T99 15
values[8] 2115 1 T25 12 T96 36 T99 16
values[9] 1897 1 T25 12 T96 60 T99 6
values[10] 1711 1 T25 18 T96 41 T99 10
values[11] 1549 1 T25 20 T96 23 T99 14
values[12] 1371 1 T25 18 T96 16 T99 16
values[13] 1343 1 T25 9 T96 18 T99 19
values[14] 1354 1 T25 4 T96 20 T99 26
values[15] 1213 1 T25 3 T96 22 T99 19
values[16] 1156 1 T25 8 T96 12 T99 17
values[17] 1096 1 T25 11 T96 14 T99 24
values[18] 1045 1 T25 6 T96 19 T99 16
values[19] 917 1 T25 2 T96 11 T99 8
values[20] 818 1 T25 2 T96 6 T99 9
values[21] 754 1 T25 2 T96 2 T99 6
values[22] 736 1 T25 2 T96 3 T99 5
values[23] 742 1 T25 3 T96 8 T99 2
values[24] 710 1 T25 3 T96 5 T99 3
values[25] 679 1 T25 4 T96 2 T99 12
values[26] 678 1 T25 7 T96 2 T99 11
values[27] 670 1 T25 11 T96 6 T99 9
values[28] 688 1 T25 4 T96 3 T99 9
values[29] 662 1 T25 3 T96 3 T99 10
values[30] 615 1 T25 2 T96 2 T99 7
values[31] 610 1 T25 3 T96 8 T99 2
values[32] 596 1 T25 4 T96 14 T159 13
values[33] 638 1 T25 4 T96 15 T159 11
values[34] 633 1 T25 3 T96 16 T159 10
values[35] 552 1 T25 2 T96 10 T159 5
values[36] 534 1 T25 2 T96 10 T159 2
values[37] 541 1 T25 4 T96 8 T159 6
values[38] 506 1 T25 4 T96 5 T159 6
values[39] 492 1 T25 2 T96 6 T159 13
values[40] 497 1 T25 2 T96 7 T159 31
values[41] 521 1 T25 3 T96 6 T159 24
values[42] 509 1 T25 3 T96 1 T159 13
values[43] 471 1 T25 2 T159 6 T32 2
values[44] 457 1 T25 2 T159 14 T32 2
values[45] 484 1 T25 6 T159 2 T32 1
values[46] 422 1 T25 2 T159 4 T32 2
values[47] 428 1 T25 6 T159 4 T32 2
values[48] 430 1 T25 3 T159 4 T32 2
values[49] 435 1 T25 4 T159 4 T32 3
values[50] 434 1 T25 2 T159 1 T32 4
values[51] 422 1 T25 5 T159 1 T32 2
values[52] 427 1 T25 2 T32 1 T103 4
values[53] 429 1 T25 2 T32 1 T103 4
values[54] 460 1 T25 2 T32 5 T103 2
values[55] 396 1 T25 3 T32 2 T103 3
values[56] 411 1 T25 3 T32 2 T103 2
values[57] 400 1 T25 3 T32 4 T103 2
values[58] 404 1 T25 2 T32 1 T103 1
values[59] 397 1 T25 3 T32 3 T103 1
values[60] 383 1 T25 6 T32 3 T103 5
values[61] 410 1 T25 3 T32 2 T103 5
values[62] 700 1 T25 12 T32 5 T103 2
values[63] 2476 1 T25 63 T32 26 T103 21
values[64] 27889 1 T25 153 T32 49 T103 78


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 318166 1 T1 1 T2 1 T3 1
values[2] 1691018 1 T1 173 T2 113 T3 147
values[3] 509704 1 T1 16 T2 16 T3 12
values[4] 55931 1 T7 2 T8 2 T28 1
values[5] 36168 1 T64 113 T25 57 T47 9
values[6] 28151 1 T64 105 T25 87 T47 9
values[7] 22682 1 T64 116 T25 65 T47 8
values[8] 18751 1 T64 106 T25 52 T47 10
values[9] 16403 1 T64 89 T25 31 T47 7
values[10] 14268 1 T64 61 T25 14 T47 6
values[11] 12052 1 T64 24 T25 12 T47 16
values[12] 10455 1 T64 11 T25 11 T47 7
values[13] 9172 1 T64 6 T25 18 T47 8
values[14] 8150 1 T64 10 T25 17 T47 5
values[15] 7527 1 T64 15 T25 24 T47 7
values[16] 6787 1 T64 27 T25 19 T47 10
values[17] 6187 1 T64 25 T25 15 T47 7
values[18] 5735 1 T64 14 T25 18 T47 13
values[19] 4999 1 T64 17 T25 17 T47 11
values[20] 4525 1 T64 11 T25 11 T47 4
values[21] 4252 1 T64 10 T25 18 T47 10
values[22] 3901 1 T64 16 T25 10 T47 6
values[23] 3718 1 T64 9 T25 5 T47 10
values[24] 3361 1 T64 5 T25 8 T47 5
values[25] 3199 1 T64 3 T25 10 T47 8
values[26] 3065 1 T64 4 T25 11 T47 3
values[27] 2805 1 T64 5 T25 10 T47 2
values[28] 2695 1 T64 5 T25 5 T47 10
values[29] 2529 1 T64 6 T25 10 T47 12
values[30] 2377 1 T64 6 T25 12 T47 15
values[31] 2248 1 T64 4 T25 8 T47 16
values[32] 2238 1 T64 3 T25 4 T47 16
values[33] 2119 1 T64 1 T25 3 T47 4
values[34] 1919 1 T64 2 T25 5 T47 3
values[35] 1810 1 T64 7 T25 3 T47 4
values[36] 1848 1 T64 6 T25 12 T47 8
values[37] 1793 1 T64 7 T25 5 T47 5
values[38] 1741 1 T64 4 T25 7 T47 10
values[39] 1762 1 T64 4 T25 7 T47 22
values[40] 1752 1 T64 2 T25 6 T47 24
values[41] 1723 1 T64 1 T25 7 T47 10
values[42] 1736 1 T64 1 T25 4 T47 12
values[43] 1727 1 T64 2 T25 5 T47 5
values[44] 1609 1 T64 3 T25 5 T47 7
values[45] 1579 1 T64 2 T25 3 T47 3
values[46] 1601 1 T64 4 T25 6 T47 5
values[47] 1568 1 T64 2 T25 8 T47 14
values[48] 1641 1 T64 3 T25 9 T47 7
values[49] 1561 1 T64 5 T25 8 T47 3
values[50] 1559 1 T64 9 T25 7 T47 7
values[51] 1509 1 T64 7 T25 6 T47 5
values[52] 1573 1 T64 3 T25 4 T47 8
values[53] 1524 1 T64 2 T25 4 T47 13
values[54] 1437 1 T64 3 T25 5 T47 3
values[55] 1496 1 T64 4 T25 5 T47 7
values[56] 1486 1 T64 4 T25 5 T47 10
values[57] 1465 1 T64 2 T25 5 T47 5
values[58] 1485 1 T64 2 T25 9 T47 5
values[59] 1461 1 T64 2 T25 3 T47 2
values[60] 1484 1 T64 5 T25 8 T47 3
values[61] 1639 1 T64 2 T25 5 T47 2
values[62] 2676 1 T64 5 T25 14 T47 3
values[63] 8425 1 T64 23 T25 78 T47 2
values[64] 115622 1 T64 36 T25 292 T47 16

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%