Group : tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=64}
dashboard | hierarchy | modlist | groups | tests | asserts


Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__cored_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_core_ibex__corei_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0



Group Instance : tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.rv_dm__sba_agent.cov::m_max_outstanding_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_num_of_outstanding 64 0 64 100.00 100 1 1 0


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2389039 1 T1 102 T2 142 T3 124
values[2] 176737 1 T1 10 T2 10 T3 11
values[3] 35929 1 T2 1 T7 6 T10 1
values[4] 22307 1 T18 18 T47 55 T52 1
values[5] 15788 1 T18 29 T47 32 T48 168
values[6] 12307 1 T18 19 T47 11 T48 111
values[7] 10359 1 T18 27 T47 21 T48 121
values[8] 8955 1 T18 26 T47 21 T48 84
values[9] 7964 1 T18 31 T47 28 T48 84
values[10] 7310 1 T18 56 T47 24 T48 82
values[11] 6465 1 T18 23 T47 19 T48 59
values[12] 5827 1 T18 19 T47 25 T48 46
values[13] 5282 1 T18 21 T47 19 T48 46
values[14] 4706 1 T18 10 T47 11 T48 47
values[15] 4195 1 T18 20 T47 15 T48 37
values[16] 4052 1 T18 20 T47 17 T48 33
values[17] 3873 1 T18 9 T47 27 T48 25
values[18] 3526 1 T18 25 T47 13 T48 21
values[19] 3279 1 T18 19 T47 4 T48 13
values[20] 3095 1 T18 15 T47 2 T48 15
values[21] 2850 1 T18 15 T47 2 T48 15
values[22] 2702 1 T18 11 T47 2 T48 19
values[23] 2683 1 T18 8 T47 2 T48 16
values[24] 2592 1 T18 11 T47 6 T48 10
values[25] 2562 1 T18 7 T47 1 T48 9
values[26] 2403 1 T18 6 T47 3 T77 49
values[27] 2268 1 T18 9 T47 1 T77 54
values[28] 2210 1 T18 13 T47 1 T77 63
values[29] 2206 1 T18 15 T47 1 T77 81
values[30] 2119 1 T18 31 T47 3 T77 48
values[31] 2091 1 T18 25 T47 4 T77 39
values[32] 2084 1 T18 7 T47 2 T77 56
values[33] 1947 1 T18 10 T47 2 T77 58
values[34] 1980 1 T18 10 T47 8 T77 59
values[35] 1818 1 T18 13 T47 5 T77 31
values[36] 1729 1 T18 4 T47 7 T77 33
values[37] 1666 1 T18 3 T47 5 T77 29
values[38] 1644 1 T18 1 T47 1 T77 29
values[39] 1571 1 T18 1 T47 1 T77 16
values[40] 1571 1 T18 1 T47 1 T77 16
values[41] 1504 1 T18 3 T47 1 T77 12
values[42] 1456 1 T18 4 T47 4 T77 13
values[43] 1504 1 T18 1 T47 9 T77 19
values[44] 1458 1 T18 4 T47 3 T77 8
values[45] 1442 1 T18 2 T47 2 T77 11
values[46] 1380 1 T18 2 T47 2 T77 9
values[47] 1355 1 T18 4 T47 2 T77 10
values[48] 1395 1 T18 5 T47 3 T77 15
values[49] 1375 1 T18 4 T47 7 T77 12
values[50] 1377 1 T18 2 T47 8 T77 16
values[51] 1347 1 T18 1 T47 4 T77 11
values[52] 1318 1 T18 2 T47 1 T77 15
values[53] 1332 1 T18 2 T47 8 T77 13
values[54] 1282 1 T18 1 T47 12 T77 12
values[55] 1323 1 T18 3 T47 4 T77 10
values[56] 1275 1 T18 2 T47 6 T77 9
values[57] 1278 1 T18 3 T47 3 T77 12
values[58] 1226 1 T18 1 T47 5 T77 18
values[59] 1228 1 T18 2 T47 2 T77 18
values[60] 1338 1 T18 2 T47 2 T77 15
values[61] 1516 1 T18 3 T47 1 T77 12
values[62] 2389 1 T18 2 T47 1 T77 55
values[63] 6953 1 T18 5 T47 1 T77 144
values[64] 120552 1 T18 13 T47 5 T77 346


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 2447753 1 T1 93 T2 117 T3 134
values[2] 409319 1 T1 14 T2 25 T3 34
values[3] 41749 1 T1 1 T2 3 T3 5
values[4] 8171 1 T2 1 T8 4 T7 6
values[5] 3445 1 T7 1 T18 6 T49 2
values[6] 2256 1 T18 6 T49 1 T52 1
values[7] 1804 1 T18 10 T49 1 T73 2
values[8] 1578 1 T18 12 T48 7 T77 18
values[9] 1402 1 T18 17 T48 4 T77 23
values[10] 1204 1 T18 9 T48 3 T77 19
values[11] 1160 1 T18 11 T48 9 T77 15
values[12] 1119 1 T18 14 T48 8 T77 20
values[13] 1131 1 T18 21 T48 6 T77 25
values[14] 1056 1 T18 13 T48 2 T77 30
values[15] 1006 1 T18 16 T48 5 T77 22
values[16] 897 1 T18 12 T48 8 T77 18
values[17] 827 1 T18 2 T48 10 T77 8
values[18] 832 1 T18 4 T48 12 T77 9
values[19] 872 1 T18 5 T48 10 T77 5
values[20] 785 1 T18 2 T48 9 T77 5
values[21] 724 1 T18 1 T48 6 T77 6
values[22] 719 1 T18 1 T48 3 T77 7
values[23] 648 1 T48 1 T77 16 T35 2
values[24] 634 1 T48 1 T77 24 T35 6
values[25] 596 1 T48 3 T77 12 T35 1
values[26] 562 1 T48 1 T77 9 T35 1
values[27] 586 1 T48 5 T77 11 T35 2
values[28] 537 1 T48 10 T77 8 T35 3
values[29] 509 1 T48 6 T77 12 T35 7
values[30] 461 1 T48 3 T77 8 T35 2
values[31] 481 1 T48 1 T77 7 T35 1
values[32] 462 1 T48 1 T77 5 T35 2
values[33] 453 1 T48 1 T77 4 T35 4
values[34] 499 1 T48 1 T77 3 T35 1
values[35] 491 1 T48 3 T77 3 T35 1
values[36] 454 1 T48 3 T77 2 T35 2
values[37] 442 1 T77 6 T35 2 T54 8
values[38] 432 1 T77 4 T35 1 T54 7
values[39] 425 1 T77 2 T35 1 T54 4
values[40] 399 1 T77 5 T35 1 T54 3
values[41] 411 1 T77 2 T35 1 T54 4
values[42] 411 1 T77 2 T35 2 T54 8
values[43] 453 1 T77 4 T35 1 T54 8
values[44] 418 1 T77 3 T35 3 T54 8
values[45] 415 1 T77 4 T35 1 T54 3
values[46] 387 1 T77 5 T35 3 T54 5
values[47] 359 1 T77 6 T35 2 T54 5
values[48] 409 1 T77 4 T35 1 T54 3
values[49] 410 1 T77 5 T35 2 T54 5
values[50] 391 1 T77 6 T35 2 T54 5
values[51] 414 1 T77 6 T35 1 T54 3
values[52] 384 1 T77 4 T35 1 T54 8
values[53] 366 1 T77 3 T35 1 T54 3
values[54] 378 1 T77 2 T35 3 T54 3
values[55] 369 1 T77 5 T35 1 T54 4
values[56] 380 1 T77 6 T35 1 T54 3
values[57] 369 1 T77 3 T35 2 T54 6
values[58] 366 1 T77 4 T35 2 T54 11
values[59] 342 1 T77 2 T35 2 T54 6
values[60] 377 1 T77 2 T35 2 T54 7
values[61] 427 1 T77 2 T35 1 T54 8
values[62] 713 1 T77 19 T35 2 T54 27
values[63] 2321 1 T77 60 T35 6 T54 108
values[64] 27164 1 T77 210 T35 102 T54 279


Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 316827 1 T1 1 T2 1 T3 1
values[2] 1668358 1 T1 178 T2 107 T3 1
values[3] 533307 1 T1 17 T2 29 T3 120
values[4] 49808 1 T3 12 T7 39 T10 2
values[5] 31324 1 T7 2 T18 16 T47 138
values[6] 23246 1 T18 19 T47 82 T73 2
values[7] 18587 1 T18 19 T47 68 T48 139
values[8] 15126 1 T18 23 T47 36 T48 138
values[9] 13335 1 T18 26 T47 36 T48 95
values[10] 11744 1 T18 45 T47 40 T48 92
values[11] 10404 1 T18 47 T47 42 T48 82
values[12] 9196 1 T18 30 T47 17 T48 49
values[13] 8207 1 T18 23 T47 10 T48 70
values[14] 7348 1 T18 29 T47 5 T48 85
values[15] 7004 1 T18 21 T47 2 T48 76
values[16] 6060 1 T18 9 T47 7 T48 86
values[17] 5610 1 T18 17 T47 6 T48 60
values[18] 5037 1 T18 24 T47 4 T48 69
values[19] 4534 1 T18 20 T47 2 T48 38
values[20] 4046 1 T18 14 T47 3 T48 25
values[21] 3697 1 T18 16 T47 7 T48 10
values[22] 3539 1 T18 33 T47 6 T48 23
values[23] 3267 1 T18 26 T47 5 T48 19
values[24] 3142 1 T18 18 T47 4 T48 10
values[25] 2835 1 T18 13 T47 7 T48 18
values[26] 2465 1 T18 4 T47 2 T48 13
values[27] 2346 1 T18 10 T47 2 T48 11
values[28] 2217 1 T18 8 T47 4 T48 18
values[29] 2121 1 T18 6 T47 5 T48 12
values[30] 2158 1 T18 7 T47 6 T48 20
values[31] 2010 1 T18 14 T47 2 T48 5
values[32] 1995 1 T18 17 T47 3 T48 3
values[33] 1879 1 T18 13 T47 5 T48 7
values[34] 1892 1 T18 15 T47 3 T48 3
values[35] 1891 1 T18 7 T47 5 T48 6
values[36] 1814 1 T18 1 T47 2 T48 12
values[37] 1744 1 T18 2 T47 1 T48 13
values[38] 1721 1 T18 9 T47 1 T48 5
values[39] 1684 1 T18 10 T47 1 T48 5
values[40] 1675 1 T18 4 T47 1 T48 6
values[41] 1598 1 T18 1 T47 1 T48 2
values[42] 1525 1 T47 1 T48 2 T77 13
values[43] 1536 1 T47 2 T48 1 T77 12
values[44] 1571 1 T47 3 T48 1 T77 12
values[45] 1431 1 T47 1 T48 1 T77 16
values[46] 1413 1 T47 1 T77 19 T34 11
values[47] 1418 1 T47 4 T77 24 T34 7
values[48] 1361 1 T47 2 T77 11 T34 6
values[49] 1445 1 T47 1 T77 19 T34 3
values[50] 1481 1 T47 1 T77 33 T34 6
values[51] 1444 1 T47 1 T77 24 T34 7
values[52] 1468 1 T47 1 T77 21 T34 5
values[53] 1436 1 T47 3 T77 17 T34 18
values[54] 1430 1 T47 1 T77 17 T34 11
values[55] 1375 1 T47 4 T77 19 T34 4
values[56] 1344 1 T47 3 T77 23 T34 4
values[57] 1302 1 T47 7 T77 12 T34 9
values[58] 1347 1 T47 3 T77 15 T34 9
values[59] 1423 1 T47 4 T77 13 T34 25
values[60] 1401 1 T47 4 T77 13 T34 9
values[61] 1563 1 T47 6 T77 19 T34 6
values[62] 2289 1 T47 5 T77 27 T34 13
values[63] 6905 1 T47 22 T77 117 T34 46
values[64] 122810 1 T47 37 T77 343 T34 106

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%