T380 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_stress_all.1743709993 |
|
|
Feb 08 08:45:08 AM UTC 25 |
Feb 08 08:45:28 AM UTC 25 |
134273013 ps |
T381 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_smoke_zero_delays.2839763440 |
|
|
Feb 08 08:45:26 AM UTC 25 |
Feb 08 08:45:30 AM UTC 25 |
13598610 ps |
T382 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_unmapped_addr.693033392 |
|
|
Feb 08 08:45:20 AM UTC 25 |
Feb 08 08:45:30 AM UTC 25 |
139799638 ps |
T383 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_random_zero_delays.4128798990 |
|
|
Feb 08 08:45:29 AM UTC 25 |
Feb 08 08:45:32 AM UTC 25 |
11520743 ps |
T384 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_access_same_device.227298393 |
|
|
Feb 08 08:45:18 AM UTC 25 |
Feb 08 08:45:32 AM UTC 25 |
62977316 ps |
T270 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/12.xbar_stress_all_with_reset_error.2707499195 |
|
|
Feb 08 08:44:28 AM UTC 25 |
Feb 08 08:45:33 AM UTC 25 |
1744610736 ps |
T385 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_smoke_slow_rsp.2876058769 |
|
|
Feb 08 08:45:15 AM UTC 25 |
Feb 08 08:45:34 AM UTC 25 |
2437267803 ps |
T386 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/5.xbar_random_large_delays.271073904 |
|
|
Feb 08 08:42:53 AM UTC 25 |
Feb 08 08:45:34 AM UTC 25 |
35637427247 ps |
T296 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/3.xbar_stress_all_with_rand_reset.3019750908 |
|
|
Feb 08 08:42:44 AM UTC 25 |
Feb 08 08:45:35 AM UTC 25 |
4561484415 ps |
T387 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_same_source.3104500669 |
|
|
Feb 08 08:45:18 AM UTC 25 |
Feb 08 08:45:36 AM UTC 25 |
2944216553 ps |
T388 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_random.2579983116 |
|
|
Feb 08 08:45:29 AM UTC 25 |
Feb 08 08:45:36 AM UTC 25 |
174772732 ps |
T389 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_error_random.3961282335 |
|
|
Feb 08 08:45:20 AM UTC 25 |
Feb 08 08:45:37 AM UTC 25 |
1012356502 ps |
T390 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_same_source.4127012532 |
|
|
Feb 08 08:45:31 AM UTC 25 |
Feb 08 08:45:39 AM UTC 25 |
105462519 ps |
T299 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/9.xbar_stress_all_with_rand_reset.115705259 |
|
|
Feb 08 08:43:44 AM UTC 25 |
Feb 08 08:45:39 AM UTC 25 |
717030808 ps |
T169 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_smoke.312846585 |
|
|
Feb 08 08:45:37 AM UTC 25 |
Feb 08 08:45:40 AM UTC 25 |
95313980 ps |
T391 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_smoke_zero_delays.346010468 |
|
|
Feb 08 08:45:38 AM UTC 25 |
Feb 08 08:45:41 AM UTC 25 |
8322785 ps |
T392 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_smoke_large_delays.4264079418 |
|
|
Feb 08 08:45:27 AM UTC 25 |
Feb 08 08:45:41 AM UTC 25 |
2161873599 ps |
T393 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_access_same_device.2783399861 |
|
|
Feb 08 08:45:31 AM UTC 25 |
Feb 08 08:45:42 AM UTC 25 |
57598555 ps |
T394 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_random_large_delays.469268823 |
|
|
Feb 08 08:45:17 AM UTC 25 |
Feb 08 08:45:42 AM UTC 25 |
3452851295 ps |
T395 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_error_and_unmapped_addr.3669678043 |
|
|
Feb 08 08:45:34 AM UTC 25 |
Feb 08 08:45:44 AM UTC 25 |
455294833 ps |
T396 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_error_random.2669477534 |
|
|
Feb 08 08:45:33 AM UTC 25 |
Feb 08 08:45:44 AM UTC 25 |
119355067 ps |
T206 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/9.xbar_random_slow_rsp.3432618338 |
|
|
Feb 08 08:43:34 AM UTC 25 |
Feb 08 08:45:44 AM UTC 25 |
59510879054 ps |
T253 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/0.xbar_access_same_device_slow_rsp.2340284834 |
|
|
Feb 08 08:42:28 AM UTC 25 |
Feb 08 08:45:46 AM UTC 25 |
20454746683 ps |
T397 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_access_same_device.2068058141 |
|
|
Feb 08 08:45:43 AM UTC 25 |
Feb 08 08:45:47 AM UTC 25 |
8662336 ps |
T398 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_unmapped_addr.3062905651 |
|
|
Feb 08 08:45:33 AM UTC 25 |
Feb 08 08:45:48 AM UTC 25 |
1678889403 ps |
T399 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_smoke_slow_rsp.1902241974 |
|
|
Feb 08 08:45:40 AM UTC 25 |
Feb 08 08:45:50 AM UTC 25 |
721942740 ps |
T400 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_smoke_slow_rsp.41241689 |
|
|
Feb 08 08:45:28 AM UTC 25 |
Feb 08 08:45:50 AM UTC 25 |
1651442406 ps |
T401 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_same_source.283363244 |
|
|
Feb 08 08:45:45 AM UTC 25 |
Feb 08 08:45:50 AM UTC 25 |
513998604 ps |
T402 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_random_zero_delays.3813567691 |
|
|
Feb 08 08:45:41 AM UTC 25 |
Feb 08 08:45:51 AM UTC 25 |
84558669 ps |
T403 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/12.xbar_stress_all_with_error.1718137474 |
|
|
Feb 08 08:44:28 AM UTC 25 |
Feb 08 08:45:52 AM UTC 25 |
5062340261 ps |
T141 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_unmapped_addr.1746587005 |
|
|
Feb 08 08:45:48 AM UTC 25 |
Feb 08 08:45:52 AM UTC 25 |
336805534 ps |
T404 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_error_random.3346958360 |
|
|
Feb 08 08:45:46 AM UTC 25 |
Feb 08 08:45:55 AM UTC 25 |
160109823 ps |
T405 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_smoke_large_delays.905012529 |
|
|
Feb 08 08:45:40 AM UTC 25 |
Feb 08 08:45:55 AM UTC 25 |
1255295880 ps |
T406 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_stress_all_with_reset_error.4255084571 |
|
|
Feb 08 08:45:26 AM UTC 25 |
Feb 08 08:45:55 AM UTC 25 |
253179374 ps |
T407 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_error_and_unmapped_addr.3406406266 |
|
|
Feb 08 08:45:48 AM UTC 25 |
Feb 08 08:45:55 AM UTC 25 |
56664913 ps |
T93 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_random.2204695514 |
|
|
Feb 08 08:45:41 AM UTC 25 |
Feb 08 08:45:57 AM UTC 25 |
1743176655 ps |
T408 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_smoke.2335736407 |
|
|
Feb 08 08:45:52 AM UTC 25 |
Feb 08 08:45:57 AM UTC 25 |
446268355 ps |
T409 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_smoke_zero_delays.1546340269 |
|
|
Feb 08 08:45:53 AM UTC 25 |
Feb 08 08:45:57 AM UTC 25 |
9801237 ps |
T254 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_stress_all.2029318006 |
|
|
Feb 08 08:45:34 AM UTC 25 |
Feb 08 08:45:58 AM UTC 25 |
981475825 ps |
T410 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_stress_all_with_error.2131038191 |
|
|
Feb 08 08:45:24 AM UTC 25 |
Feb 08 08:46:01 AM UTC 25 |
860136733 ps |
T121 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/14.xbar_access_same_device_slow_rsp.2207947230 |
|
|
Feb 08 08:44:54 AM UTC 25 |
Feb 08 08:46:01 AM UTC 25 |
12377875005 ps |
T30 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_random.642640644 |
|
|
Feb 08 08:45:56 AM UTC 25 |
Feb 08 08:46:03 AM UTC 25 |
265104498 ps |
T122 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_stress_all_with_reset_error.3153443312 |
|
|
Feb 08 08:45:37 AM UTC 25 |
Feb 08 08:46:05 AM UTC 25 |
250116174 ps |
T123 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_error_random.3166283999 |
|
|
Feb 08 08:46:01 AM UTC 25 |
Feb 08 08:46:06 AM UTC 25 |
93238233 ps |
T124 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/6.xbar_random_large_delays.1769984719 |
|
|
Feb 08 08:43:01 AM UTC 25 |
Feb 08 08:46:06 AM UTC 25 |
54774124240 ps |
T125 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_unmapped_addr.3606215269 |
|
|
Feb 08 08:46:02 AM UTC 25 |
Feb 08 08:46:07 AM UTC 25 |
109948360 ps |
T126 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_same_source.3315481582 |
|
|
Feb 08 08:45:59 AM UTC 25 |
Feb 08 08:46:08 AM UTC 25 |
336957068 ps |
T127 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_smoke_large_delays.600038100 |
|
|
Feb 08 08:45:53 AM UTC 25 |
Feb 08 08:46:08 AM UTC 25 |
2223922524 ps |
T128 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_random_zero_delays.2674835482 |
|
|
Feb 08 08:45:57 AM UTC 25 |
Feb 08 08:46:10 AM UTC 25 |
76247010 ps |
T129 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_smoke_slow_rsp.206608421 |
|
|
Feb 08 08:45:56 AM UTC 25 |
Feb 08 08:46:11 AM UTC 25 |
2461946403 ps |
T411 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_error_and_unmapped_addr.2762336007 |
|
|
Feb 08 08:46:05 AM UTC 25 |
Feb 08 08:46:11 AM UTC 25 |
92674329 ps |
T412 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_smoke.2679836042 |
|
|
Feb 08 08:46:08 AM UTC 25 |
Feb 08 08:46:12 AM UTC 25 |
62254131 ps |
T413 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/14.xbar_stress_all.4126364571 |
|
|
Feb 08 08:44:57 AM UTC 25 |
Feb 08 08:46:12 AM UTC 25 |
3681863520 ps |
T414 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_smoke_zero_delays.780830616 |
|
|
Feb 08 08:46:09 AM UTC 25 |
Feb 08 08:46:13 AM UTC 25 |
8826134 ps |
T415 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_stress_all.3420008106 |
|
|
Feb 08 08:45:22 AM UTC 25 |
Feb 08 08:46:14 AM UTC 25 |
335153367 ps |
T233 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/7.xbar_access_same_device_slow_rsp.2257110354 |
|
|
Feb 08 08:43:12 AM UTC 25 |
Feb 08 08:46:16 AM UTC 25 |
15429925907 ps |
T258 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/3.xbar_access_same_device_slow_rsp.3279791818 |
|
|
Feb 08 08:42:41 AM UTC 25 |
Feb 08 08:46:17 AM UTC 25 |
20173670366 ps |
T416 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_random_zero_delays.49812178 |
|
|
Feb 08 08:46:13 AM UTC 25 |
Feb 08 08:46:19 AM UTC 25 |
36810773 ps |
T417 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_random.3058334450 |
|
|
Feb 08 08:46:11 AM UTC 25 |
Feb 08 08:46:22 AM UTC 25 |
137938480 ps |
T31 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/4.xbar_random_large_delays.908945020 |
|
|
Feb 08 08:42:46 AM UTC 25 |
Feb 08 08:46:23 AM UTC 25 |
29266806772 ps |
T94 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_stress_all_with_rand_reset.157264633 |
|
|
Feb 08 08:45:22 AM UTC 25 |
Feb 08 08:46:23 AM UTC 25 |
629481202 ps |
T418 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_smoke_slow_rsp.2765895196 |
|
|
Feb 08 08:46:11 AM UTC 25 |
Feb 08 08:46:23 AM UTC 25 |
2456290641 ps |
T419 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_random_slow_rsp.1929395768 |
|
|
Feb 08 08:45:18 AM UTC 25 |
Feb 08 08:46:24 AM UTC 25 |
6160715694 ps |
T420 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_access_same_device.4162145627 |
|
|
Feb 08 08:46:15 AM UTC 25 |
Feb 08 08:46:24 AM UTC 25 |
62246802 ps |
T273 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_stress_all_with_error.11586183 |
|
|
Feb 08 08:45:10 AM UTC 25 |
Feb 08 08:46:25 AM UTC 25 |
3660826264 ps |
T421 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_stress_all_with_error.1040437193 |
|
|
Feb 08 08:45:35 AM UTC 25 |
Feb 08 08:46:25 AM UTC 25 |
12666828165 ps |
T247 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_access_same_device.3218107936 |
|
|
Feb 08 08:45:58 AM UTC 25 |
Feb 08 08:46:26 AM UTC 25 |
2066966008 ps |
T422 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_error_random.3585558581 |
|
|
Feb 08 08:46:19 AM UTC 25 |
Feb 08 08:46:28 AM UTC 25 |
644144260 ps |
T423 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/14.xbar_stress_all_with_error.1313162638 |
|
|
Feb 08 08:45:01 AM UTC 25 |
Feb 08 08:46:29 AM UTC 25 |
4052637143 ps |
T424 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_smoke_zero_delays.2472030610 |
|
|
Feb 08 08:46:26 AM UTC 25 |
Feb 08 08:46:29 AM UTC 25 |
9316594 ps |
T425 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_smoke.813723633 |
|
|
Feb 08 08:46:26 AM UTC 25 |
Feb 08 08:46:30 AM UTC 25 |
69897782 ps |
T426 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_unmapped_addr.3462972429 |
|
|
Feb 08 08:46:23 AM UTC 25 |
Feb 08 08:46:30 AM UTC 25 |
866915228 ps |
T427 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_smoke_large_delays.2943747111 |
|
|
Feb 08 08:46:10 AM UTC 25 |
Feb 08 08:46:31 AM UTC 25 |
4855593877 ps |
T428 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_random.2012815122 |
|
|
Feb 08 08:46:30 AM UTC 25 |
Feb 08 08:46:34 AM UTC 25 |
13941984 ps |
T429 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_error_and_unmapped_addr.1183810174 |
|
|
Feb 08 08:46:23 AM UTC 25 |
Feb 08 08:46:33 AM UTC 25 |
340143171 ps |
T234 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_access_same_device_slow_rsp.1714030944 |
|
|
Feb 08 08:45:58 AM UTC 25 |
Feb 08 08:46:33 AM UTC 25 |
2402056080 ps |
T430 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_random_zero_delays.230950205 |
|
|
Feb 08 08:46:30 AM UTC 25 |
Feb 08 08:46:34 AM UTC 25 |
17018124 ps |
T32 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_random_slow_rsp.2481366056 |
|
|
Feb 08 08:46:14 AM UTC 25 |
Feb 08 08:46:34 AM UTC 25 |
3800647776 ps |
T431 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_stress_all_with_error.372538394 |
|
|
Feb 08 08:45:51 AM UTC 25 |
Feb 08 08:46:36 AM UTC 25 |
2796126743 ps |
T432 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_same_source.1106425508 |
|
|
Feb 08 08:46:18 AM UTC 25 |
Feb 08 08:46:36 AM UTC 25 |
4487432784 ps |
T202 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/13.xbar_stress_all_with_rand_reset.1711034000 |
|
|
Feb 08 08:44:47 AM UTC 25 |
Feb 08 08:46:37 AM UTC 25 |
1494595997 ps |
T433 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_error_and_unmapped_addr.3000055676 |
|
|
Feb 08 08:46:35 AM UTC 25 |
Feb 08 08:46:38 AM UTC 25 |
24088387 ps |
T434 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_same_source.3460743000 |
|
|
Feb 08 08:46:34 AM UTC 25 |
Feb 08 08:46:39 AM UTC 25 |
77402957 ps |
T435 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_smoke_slow_rsp.456960931 |
|
|
Feb 08 08:46:29 AM UTC 25 |
Feb 08 08:46:40 AM UTC 25 |
698625726 ps |
T436 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_unmapped_addr.859103542 |
|
|
Feb 08 08:46:35 AM UTC 25 |
Feb 08 08:46:41 AM UTC 25 |
47434682 ps |
T437 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_smoke_large_delays.2001634175 |
|
|
Feb 08 08:46:27 AM UTC 25 |
Feb 08 08:46:41 AM UTC 25 |
2158296828 ps |
T438 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_smoke.1731784534 |
|
|
Feb 08 08:46:40 AM UTC 25 |
Feb 08 08:46:43 AM UTC 25 |
54955910 ps |
T439 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_smoke_zero_delays.742354727 |
|
|
Feb 08 08:46:41 AM UTC 25 |
Feb 08 08:46:44 AM UTC 25 |
10955003 ps |
T300 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_stress_all_with_reset_error.1249858799 |
|
|
Feb 08 08:46:26 AM UTC 25 |
Feb 08 08:46:44 AM UTC 25 |
158859319 ps |
T440 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_error_random.2598805635 |
|
|
Feb 08 08:46:35 AM UTC 25 |
Feb 08 08:46:44 AM UTC 25 |
791806939 ps |
T293 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/6.xbar_stress_all_with_rand_reset.474311213 |
|
|
Feb 08 08:43:07 AM UTC 25 |
Feb 08 08:46:48 AM UTC 25 |
5632799329 ps |
T95 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/3.xbar_random_large_delays.1241453302 |
|
|
Feb 08 08:42:38 AM UTC 25 |
Feb 08 08:46:49 AM UTC 25 |
68670939982 ps |
T441 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_random.1628442748 |
|
|
Feb 08 08:46:44 AM UTC 25 |
Feb 08 08:46:49 AM UTC 25 |
28111203 ps |
T248 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/16.xbar_access_same_device_slow_rsp.3240178458 |
|
|
Feb 08 08:45:18 AM UTC 25 |
Feb 08 08:46:50 AM UTC 25 |
13512613899 ps |
T442 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_smoke_large_delays.683795872 |
|
|
Feb 08 08:46:42 AM UTC 25 |
Feb 08 08:46:52 AM UTC 25 |
4994485639 ps |
T443 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/13.xbar_stress_all.3860274932 |
|
|
Feb 08 08:44:44 AM UTC 25 |
Feb 08 08:46:53 AM UTC 25 |
12385981829 ps |
T444 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/7.xbar_random_large_delays.52828079 |
|
|
Feb 08 08:43:09 AM UTC 25 |
Feb 08 08:46:54 AM UTC 25 |
30718550610 ps |
T445 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_random_zero_delays.1092108687 |
|
|
Feb 08 08:46:44 AM UTC 25 |
Feb 08 08:46:54 AM UTC 25 |
169559122 ps |
T446 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_same_source.3086760657 |
|
|
Feb 08 08:46:50 AM UTC 25 |
Feb 08 08:46:55 AM UTC 25 |
274938948 ps |
T447 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_access_same_device.51885691 |
|
|
Feb 08 08:46:32 AM UTC 25 |
Feb 08 08:46:57 AM UTC 25 |
851098796 ps |
T448 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_error_and_unmapped_addr.911282336 |
|
|
Feb 08 08:46:53 AM UTC 25 |
Feb 08 08:46:58 AM UTC 25 |
122045354 ps |
T449 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/11.xbar_random_slow_rsp.421683673 |
|
|
Feb 08 08:44:04 AM UTC 25 |
Feb 08 08:46:58 AM UTC 25 |
22783345827 ps |
T279 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_access_same_device_slow_rsp.666052370 |
|
|
Feb 08 08:46:16 AM UTC 25 |
Feb 08 08:46:59 AM UTC 25 |
11425734899 ps |
T450 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/7.xbar_random_slow_rsp.2185683392 |
|
|
Feb 08 08:43:09 AM UTC 25 |
Feb 08 08:46:59 AM UTC 25 |
165771869784 ps |
T451 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_access_same_device.116383692 |
|
|
Feb 08 08:46:50 AM UTC 25 |
Feb 08 08:47:00 AM UTC 25 |
391690188 ps |
T452 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_stress_all.841623838 |
|
|
Feb 08 08:45:49 AM UTC 25 |
Feb 08 08:47:01 AM UTC 25 |
20887995461 ps |
T453 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_smoke_zero_delays.3157251727 |
|
|
Feb 08 08:46:59 AM UTC 25 |
Feb 08 08:47:02 AM UTC 25 |
14462022 ps |
T96 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_random_slow_rsp.1218691987 |
|
|
Feb 08 08:45:04 AM UTC 25 |
Feb 08 08:47:03 AM UTC 25 |
10074361225 ps |
T454 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_smoke.2834359895 |
|
|
Feb 08 08:46:59 AM UTC 25 |
Feb 08 08:47:03 AM UTC 25 |
120816671 ps |
T455 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_smoke_slow_rsp.611254565 |
|
|
Feb 08 08:46:42 AM UTC 25 |
Feb 08 08:47:04 AM UTC 25 |
1945354211 ps |
T456 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_stress_all_with_rand_reset.3459450738 |
|
|
Feb 08 08:45:35 AM UTC 25 |
Feb 08 08:47:04 AM UTC 25 |
245293525 ps |
T457 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_random_large_delays.2197512462 |
|
|
Feb 08 08:46:44 AM UTC 25 |
Feb 08 08:47:05 AM UTC 25 |
3210390033 ps |
T458 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_random_zero_delays.1515735145 |
|
|
Feb 08 08:47:01 AM UTC 25 |
Feb 08 08:47:05 AM UTC 25 |
16552047 ps |
T459 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_error_random.3888890488 |
|
|
Feb 08 08:46:51 AM UTC 25 |
Feb 08 08:47:06 AM UTC 25 |
1740163214 ps |
T205 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_unmapped_addr.3962999300 |
|
|
Feb 08 08:46:52 AM UTC 25 |
Feb 08 08:47:06 AM UTC 25 |
2162406169 ps |
T235 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/5.xbar_access_same_device_slow_rsp.735239363 |
|
|
Feb 08 08:42:53 AM UTC 25 |
Feb 08 08:47:07 AM UTC 25 |
170172967870 ps |
T460 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_smoke_slow_rsp.493462468 |
|
|
Feb 08 08:47:00 AM UTC 25 |
Feb 08 08:47:07 AM UTC 25 |
1006301446 ps |
T461 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_stress_all.829572403 |
|
|
Feb 08 08:46:37 AM UTC 25 |
Feb 08 08:47:10 AM UTC 25 |
430942814 ps |
T140 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/10.xbar_random_large_delays.221820319 |
|
|
Feb 08 08:43:50 AM UTC 25 |
Feb 08 08:47:10 AM UTC 25 |
23098806028 ps |
T462 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/12.xbar_random_slow_rsp.2481708532 |
|
|
Feb 08 08:44:18 AM UTC 25 |
Feb 08 08:47:10 AM UTC 25 |
16345978045 ps |
T134 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/9.xbar_random_large_delays.1434106436 |
|
|
Feb 08 08:43:34 AM UTC 25 |
Feb 08 08:47:11 AM UTC 25 |
43876939118 ps |
T179 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_unmapped_addr.1261018393 |
|
|
Feb 08 08:47:06 AM UTC 25 |
Feb 08 08:47:13 AM UTC 25 |
551657947 ps |
T180 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_smoke_zero_delays.115609608 |
|
|
Feb 08 08:47:11 AM UTC 25 |
Feb 08 08:47:13 AM UTC 25 |
12148823 ps |
T181 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_smoke.1098308421 |
|
|
Feb 08 08:47:11 AM UTC 25 |
Feb 08 08:47:13 AM UTC 25 |
9285127 ps |
T182 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/13.xbar_stress_all_with_reset_error.217222245 |
|
|
Feb 08 08:44:48 AM UTC 25 |
Feb 08 08:47:15 AM UTC 25 |
1776090819 ps |
T105 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_access_same_device_slow_rsp.3133119393 |
|
|
Feb 08 08:45:45 AM UTC 25 |
Feb 08 08:47:15 AM UTC 25 |
14264871683 ps |
T183 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_random.4219701495 |
|
|
Feb 08 08:47:01 AM UTC 25 |
Feb 08 08:47:16 AM UTC 25 |
1868704031 ps |
T184 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_smoke_large_delays.851857302 |
|
|
Feb 08 08:47:00 AM UTC 25 |
Feb 08 08:47:16 AM UTC 25 |
2872125603 ps |
T185 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_stress_all.2680886709 |
|
|
Feb 08 08:46:54 AM UTC 25 |
Feb 08 08:47:16 AM UTC 25 |
9252103949 ps |
T186 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_stress_all.317372487 |
|
|
Feb 08 08:47:07 AM UTC 25 |
Feb 08 08:47:17 AM UTC 25 |
161496619 ps |
T212 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_stress_all_with_error.529015933 |
|
|
Feb 08 08:46:25 AM UTC 25 |
Feb 08 08:47:18 AM UTC 25 |
26153466913 ps |
T213 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_random_large_delays.1424535009 |
|
|
Feb 08 08:45:29 AM UTC 25 |
Feb 08 08:47:19 AM UTC 25 |
34745284299 ps |
T214 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_error_random.3744716914 |
|
|
Feb 08 08:47:06 AM UTC 25 |
Feb 08 08:47:20 AM UTC 25 |
1285625497 ps |
T215 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/2.xbar_random_slow_rsp.2048637662 |
|
|
Feb 08 08:42:34 AM UTC 25 |
Feb 08 08:47:20 AM UTC 25 |
38358619614 ps |
T216 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_smoke_large_delays.3442631367 |
|
|
Feb 08 08:47:12 AM UTC 25 |
Feb 08 08:47:20 AM UTC 25 |
6074194791 ps |
T463 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_stress_all_with_reset_error.426714501 |
|
|
Feb 08 08:45:51 AM UTC 25 |
Feb 08 08:47:20 AM UTC 25 |
3455309636 ps |
T464 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_error_and_unmapped_addr.3569939624 |
|
|
Feb 08 08:47:06 AM UTC 25 |
Feb 08 08:47:20 AM UTC 25 |
1015401347 ps |
T465 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_stress_all_with_rand_reset.2464300013 |
|
|
Feb 08 08:45:10 AM UTC 25 |
Feb 08 08:47:22 AM UTC 25 |
1599139891 ps |
T280 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_access_same_device.291315112 |
|
|
Feb 08 08:47:04 AM UTC 25 |
Feb 08 08:47:23 AM UTC 25 |
1169786699 ps |
T466 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_random_zero_delays.121962782 |
|
|
Feb 08 08:47:14 AM UTC 25 |
Feb 08 08:47:24 AM UTC 25 |
56374627 ps |
T467 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_same_source.905523854 |
|
|
Feb 08 08:47:05 AM UTC 25 |
Feb 08 08:47:24 AM UTC 25 |
2016896762 ps |
T468 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_smoke_slow_rsp.1909552697 |
|
|
Feb 08 08:47:14 AM UTC 25 |
Feb 08 08:47:24 AM UTC 25 |
873674612 ps |
T469 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/14.xbar_random_large_delays.3972000016 |
|
|
Feb 08 08:44:51 AM UTC 25 |
Feb 08 08:47:24 AM UTC 25 |
51560689413 ps |
T470 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_smoke.1671649930 |
|
|
Feb 08 08:47:21 AM UTC 25 |
Feb 08 08:47:24 AM UTC 25 |
14993543 ps |
T471 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_random.2244724018 |
|
|
Feb 08 08:47:14 AM UTC 25 |
Feb 08 08:47:25 AM UTC 25 |
66215747 ps |
T472 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_same_source.1360612917 |
|
|
Feb 08 08:47:18 AM UTC 25 |
Feb 08 08:47:25 AM UTC 25 |
47187269 ps |
T473 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_error_and_unmapped_addr.3397321098 |
|
|
Feb 08 08:47:20 AM UTC 25 |
Feb 08 08:47:25 AM UTC 25 |
233134102 ps |
T474 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/5.xbar_random_slow_rsp.987881925 |
|
|
Feb 08 08:42:53 AM UTC 25 |
Feb 08 08:47:26 AM UTC 25 |
44444374206 ps |
T475 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_smoke_zero_delays.2857209626 |
|
|
Feb 08 08:47:23 AM UTC 25 |
Feb 08 08:47:26 AM UTC 25 |
9720967 ps |
T476 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_stress_all_with_rand_reset.364634812 |
|
|
Feb 08 08:46:25 AM UTC 25 |
Feb 08 08:47:27 AM UTC 25 |
255151971 ps |
T477 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_access_same_device.912599416 |
|
|
Feb 08 08:47:16 AM UTC 25 |
Feb 08 08:47:27 AM UTC 25 |
312071846 ps |
T478 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_unmapped_addr.2480052062 |
|
|
Feb 08 08:47:19 AM UTC 25 |
Feb 08 08:47:28 AM UTC 25 |
77861618 ps |
T479 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_random_zero_delays.362670958 |
|
|
Feb 08 08:47:26 AM UTC 25 |
Feb 08 08:47:31 AM UTC 25 |
22356287 ps |
T480 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_stress_all_with_rand_reset.1147168953 |
|
|
Feb 08 08:47:21 AM UTC 25 |
Feb 08 08:47:30 AM UTC 25 |
10298405 ps |
T481 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_random.2972348983 |
|
|
Feb 08 08:47:25 AM UTC 25 |
Feb 08 08:47:31 AM UTC 25 |
92909591 ps |
T249 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/10.xbar_access_same_device_slow_rsp.3769490941 |
|
|
Feb 08 08:43:51 AM UTC 25 |
Feb 08 08:47:32 AM UTC 25 |
33444431692 ps |
T482 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_random_large_delays.1071954065 |
|
|
Feb 08 08:45:57 AM UTC 25 |
Feb 08 08:47:33 AM UTC 25 |
70747193196 ps |
T483 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_same_source.511959983 |
|
|
Feb 08 08:47:27 AM UTC 25 |
Feb 08 08:47:34 AM UTC 25 |
166466043 ps |
T484 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_stress_all_with_reset_error.835265272 |
|
|
Feb 08 08:46:40 AM UTC 25 |
Feb 08 08:47:34 AM UTC 25 |
458609884 ps |
T485 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_error_random.4157054463 |
|
|
Feb 08 08:47:18 AM UTC 25 |
Feb 08 08:47:34 AM UTC 25 |
783927034 ps |
T486 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_error_random.203495303 |
|
|
Feb 08 08:47:27 AM UTC 25 |
Feb 08 08:47:34 AM UTC 25 |
53419122 ps |
T487 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_smoke.3203215665 |
|
|
Feb 08 08:47:32 AM UTC 25 |
Feb 08 08:47:35 AM UTC 25 |
9515884 ps |
T488 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_stress_all_with_reset_error.228843129 |
|
|
Feb 08 08:46:07 AM UTC 25 |
Feb 08 08:47:35 AM UTC 25 |
443400002 ps |
T489 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_access_same_device.122302820 |
|
|
Feb 08 08:47:26 AM UTC 25 |
Feb 08 08:47:36 AM UTC 25 |
46455183 ps |
T490 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_smoke_zero_delays.3816026633 |
|
|
Feb 08 08:47:33 AM UTC 25 |
Feb 08 08:47:36 AM UTC 25 |
9650937 ps |
T491 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_unmapped_addr.157359760 |
|
|
Feb 08 08:47:27 AM UTC 25 |
Feb 08 08:47:37 AM UTC 25 |
57901940 ps |
T292 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_stress_all_with_rand_reset.2129412754 |
|
|
Feb 08 08:46:07 AM UTC 25 |
Feb 08 08:47:37 AM UTC 25 |
645542731 ps |
T492 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_smoke_large_delays.2287019891 |
|
|
Feb 08 08:47:24 AM UTC 25 |
Feb 08 08:47:37 AM UTC 25 |
3394697350 ps |
T106 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/12.xbar_access_same_device_slow_rsp.2692585815 |
|
|
Feb 08 08:44:21 AM UTC 25 |
Feb 08 08:47:37 AM UTC 25 |
18467225223 ps |
T493 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_stress_all.32529177 |
|
|
Feb 08 08:46:06 AM UTC 25 |
Feb 08 08:47:38 AM UTC 25 |
6694090858 ps |
T494 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_error_and_unmapped_addr.3453818720 |
|
|
Feb 08 08:47:27 AM UTC 25 |
Feb 08 08:47:38 AM UTC 25 |
662802660 ps |
T495 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_stress_all_with_error.1950073583 |
|
|
Feb 08 08:47:31 AM UTC 25 |
Feb 08 08:47:38 AM UTC 25 |
87233976 ps |
T496 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_smoke_slow_rsp.3620069309 |
|
|
Feb 08 08:47:25 AM UTC 25 |
Feb 08 08:47:40 AM UTC 25 |
7559550499 ps |
T497 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_stress_all_with_error.2851940669 |
|
|
Feb 08 08:47:08 AM UTC 25 |
Feb 08 08:47:40 AM UTC 25 |
3600535108 ps |
T104 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/12.xbar_stress_all_with_rand_reset.4040829976 |
|
|
Feb 08 08:44:27 AM UTC 25 |
Feb 08 08:47:41 AM UTC 25 |
10893886654 ps |
T170 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/24.xbar_stress_all_with_error.4089321028 |
|
|
Feb 08 08:47:21 AM UTC 25 |
Feb 08 08:47:41 AM UTC 25 |
227143967 ps |
T171 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_random_zero_delays.2385686284 |
|
|
Feb 08 08:47:36 AM UTC 25 |
Feb 08 08:47:41 AM UTC 25 |
25669678 ps |
T172 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_error_random.687110337 |
|
|
Feb 08 08:47:39 AM UTC 25 |
Feb 08 08:47:41 AM UTC 25 |
10859152 ps |
T173 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_stress_all_with_error.923684411 |
|
|
Feb 08 08:46:57 AM UTC 25 |
Feb 08 08:47:43 AM UTC 25 |
7070458968 ps |
T174 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_unmapped_addr.720737746 |
|
|
Feb 08 08:47:39 AM UTC 25 |
Feb 08 08:47:44 AM UTC 25 |
37571182 ps |
T175 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_smoke_zero_delays.1252264164 |
|
|
Feb 08 08:47:41 AM UTC 25 |
Feb 08 08:47:44 AM UTC 25 |
8667953 ps |
T176 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_smoke.3149544645 |
|
|
Feb 08 08:47:41 AM UTC 25 |
Feb 08 08:47:45 AM UTC 25 |
100705355 ps |
T177 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/25.xbar_stress_all.1899244146 |
|
|
Feb 08 08:47:28 AM UTC 25 |
Feb 08 08:47:45 AM UTC 25 |
991336734 ps |
T178 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_same_source.2437043748 |
|
|
Feb 08 08:47:37 AM UTC 25 |
Feb 08 08:47:47 AM UTC 25 |
769547567 ps |
T498 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_stress_all_with_reset_error.2889634245 |
|
|
Feb 08 08:47:40 AM UTC 25 |
Feb 08 08:47:48 AM UTC 25 |
86177793 ps |
T499 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_error_and_unmapped_addr.3669513279 |
|
|
Feb 08 08:47:39 AM UTC 25 |
Feb 08 08:47:48 AM UTC 25 |
538806446 ps |
T500 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_random_zero_delays.128073756 |
|
|
Feb 08 08:47:43 AM UTC 25 |
Feb 08 08:47:49 AM UTC 25 |
36716569 ps |
T501 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_stress_all_with_error.3159146915 |
|
|
Feb 08 08:46:38 AM UTC 25 |
Feb 08 08:47:49 AM UTC 25 |
13656845863 ps |
T502 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_smoke_slow_rsp.1559093381 |
|
|
Feb 08 08:47:34 AM UTC 25 |
Feb 08 08:47:50 AM UTC 25 |
1695010848 ps |
T503 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_error_random.3722615808 |
|
|
Feb 08 08:48:08 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
50757718 ps |
T504 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/17.xbar_random_slow_rsp.2708432807 |
|
|
Feb 08 08:45:30 AM UTC 25 |
Feb 08 08:47:51 AM UTC 25 |
12109165861 ps |
T505 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/13.xbar_random_large_delays.1117547459 |
|
|
Feb 08 08:44:35 AM UTC 25 |
Feb 08 08:47:51 AM UTC 25 |
28357475205 ps |
T506 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_smoke_slow_rsp.3221705444 |
|
|
Feb 08 08:47:43 AM UTC 25 |
Feb 08 08:47:52 AM UTC 25 |
827230446 ps |
T507 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_random.368406835 |
|
|
Feb 08 08:47:36 AM UTC 25 |
Feb 08 08:47:53 AM UTC 25 |
1198033900 ps |
T508 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_random.3143056918 |
|
|
Feb 08 08:47:43 AM UTC 25 |
Feb 08 08:47:54 AM UTC 25 |
381642455 ps |
T509 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_stress_all_with_reset_error.3216227902 |
|
|
Feb 08 08:47:11 AM UTC 25 |
Feb 08 08:47:54 AM UTC 25 |
531488721 ps |
T510 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_smoke_large_delays.2591544289 |
|
|
Feb 08 08:47:34 AM UTC 25 |
Feb 08 08:47:54 AM UTC 25 |
2760989779 ps |
T511 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_smoke_large_delays.2998171376 |
|
|
Feb 08 08:47:43 AM UTC 25 |
Feb 08 08:47:55 AM UTC 25 |
1567494072 ps |
T512 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_random_large_delays.461538683 |
|
|
Feb 08 08:45:42 AM UTC 25 |
Feb 08 08:47:55 AM UTC 25 |
16535630578 ps |
T513 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_smoke_zero_delays.4117592490 |
|
|
Feb 08 08:47:53 AM UTC 25 |
Feb 08 08:47:55 AM UTC 25 |
11836191 ps |
T514 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_smoke.2584888155 |
|
|
Feb 08 08:47:53 AM UTC 25 |
Feb 08 08:47:56 AM UTC 25 |
279993774 ps |
T283 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/23.xbar_access_same_device_slow_rsp.962457702 |
|
|
Feb 08 08:47:05 AM UTC 25 |
Feb 08 08:47:56 AM UTC 25 |
25218425864 ps |
T515 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_error_random.650884937 |
|
|
Feb 08 08:47:48 AM UTC 25 |
Feb 08 08:47:56 AM UTC 25 |
52959628 ps |
T516 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_stress_all_with_rand_reset.3747093198 |
|
|
Feb 08 08:46:56 AM UTC 25 |
Feb 08 08:47:57 AM UTC 25 |
299982918 ps |
T8 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_same_source.701267749 |
|
|
Feb 08 08:47:46 AM UTC 25 |
Feb 08 08:47:58 AM UTC 25 |
796017511 ps |
T517 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_error_and_unmapped_addr.1039109501 |
|
|
Feb 08 08:47:49 AM UTC 25 |
Feb 08 08:47:58 AM UTC 25 |
445592175 ps |
T518 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_unmapped_addr.1757883518 |
|
|
Feb 08 08:47:49 AM UTC 25 |
Feb 08 08:47:59 AM UTC 25 |
545120574 ps |
T519 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_access_same_device.107645994 |
|
|
Feb 08 08:47:37 AM UTC 25 |
Feb 08 08:48:01 AM UTC 25 |
1621891977 ps |
T520 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_random.1195372460 |
|
|
Feb 08 08:47:55 AM UTC 25 |
Feb 08 08:48:02 AM UTC 25 |
114510195 ps |
T259 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/19.xbar_stress_all_with_error.4143910691 |
|
|
Feb 08 08:46:07 AM UTC 25 |
Feb 08 08:48:03 AM UTC 25 |
14312394500 ps |
T521 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_same_source.3899556312 |
|
|
Feb 08 08:47:57 AM UTC 25 |
Feb 08 08:48:03 AM UTC 25 |
47225286 ps |
T155 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/20.xbar_stress_all.337928370 |
|
|
Feb 08 08:46:24 AM UTC 25 |
Feb 08 08:48:03 AM UTC 25 |
11558715445 ps |
T522 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_smoke_large_delays.2485133416 |
|
|
Feb 08 08:47:54 AM UTC 25 |
Feb 08 08:48:04 AM UTC 25 |
1760890767 ps |
T523 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_smoke_slow_rsp.1832357605 |
|
|
Feb 08 08:47:55 AM UTC 25 |
Feb 08 08:48:05 AM UTC 25 |
774485824 ps |
T524 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_unmapped_addr.2506789356 |
|
|
Feb 08 08:47:58 AM UTC 25 |
Feb 08 08:48:05 AM UTC 25 |
197017570 ps |
T525 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_stress_all_with_error.398873643 |
|
|
Feb 08 08:47:39 AM UTC 25 |
Feb 08 08:48:06 AM UTC 25 |
416600961 ps |
T526 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_random_zero_delays.2077489204 |
|
|
Feb 08 08:47:56 AM UTC 25 |
Feb 08 08:48:07 AM UTC 25 |
85745603 ps |
T527 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_access_same_device.3950983582 |
|
|
Feb 08 08:47:45 AM UTC 25 |
Feb 08 08:48:07 AM UTC 25 |
1298860836 ps |
T528 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_stress_all_with_rand_reset.1532088650 |
|
|
Feb 08 08:47:50 AM UTC 25 |
Feb 08 08:48:07 AM UTC 25 |
133565672 ps |
T529 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_smoke.2960281105 |
|
|
Feb 08 08:48:04 AM UTC 25 |
Feb 08 08:48:07 AM UTC 25 |
10841388 ps |
T530 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_smoke_zero_delays.3570089641 |
|
|
Feb 08 08:48:04 AM UTC 25 |
Feb 08 08:48:07 AM UTC 25 |
9946088 ps |
T531 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/22.xbar_random_slow_rsp.192215224 |
|
|
Feb 08 08:46:46 AM UTC 25 |
Feb 08 08:48:09 AM UTC 25 |
22121320386 ps |
T532 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_access_same_device.1194173289 |
|
|
Feb 08 08:47:57 AM UTC 25 |
Feb 08 08:48:11 AM UTC 25 |
119766519 ps |
T533 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_error_and_unmapped_addr.4032764938 |
|
|
Feb 08 08:47:59 AM UTC 25 |
Feb 08 08:48:12 AM UTC 25 |
487383584 ps |
T534 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_same_source.725010861 |
|
|
Feb 08 08:48:08 AM UTC 25 |
Feb 08 08:48:13 AM UTC 25 |
110438215 ps |
T535 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_error_random.1915701364 |
|
|
Feb 08 08:47:58 AM UTC 25 |
Feb 08 08:48:13 AM UTC 25 |
825720423 ps |
T536 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_random.3989990602 |
|
|
Feb 08 08:48:06 AM UTC 25 |
Feb 08 08:48:13 AM UTC 25 |
74287593 ps |
T537 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_random_zero_delays.4280535654 |
|
|
Feb 08 08:48:06 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
205392688 ps |
T538 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_random_slow_rsp.4205400655 |
|
|
Feb 08 08:46:32 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
16013977941 ps |
T204 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/21.xbar_stress_all_with_rand_reset.4084724841 |
|
|
Feb 08 08:46:37 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
3841723367 ps |
T217 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/28.xbar_random_slow_rsp.585039114 |
|
|
Feb 08 08:47:57 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
1558922260 ps |
T539 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_random_large_delays.1500685194 |
|
|
Feb 08 08:45:03 AM UTC 25 |
Feb 08 08:48:14 AM UTC 25 |
79779854584 ps |
T540 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_error_and_unmapped_addr.2415536837 |
|
|
Feb 08 08:48:11 AM UTC 25 |
Feb 08 08:48:17 AM UTC 25 |
148116003 ps |
T541 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/18.xbar_stress_all_with_rand_reset.1342848489 |
|
|
Feb 08 08:45:50 AM UTC 25 |
Feb 08 08:48:17 AM UTC 25 |
777698931 ps |
T542 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_smoke_large_delays.52933506 |
|
|
Feb 08 08:48:04 AM UTC 25 |
Feb 08 08:48:18 AM UTC 25 |
1778698012 ps |
T543 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_smoke_zero_delays.2080318794 |
|
|
Feb 08 08:48:16 AM UTC 25 |
Feb 08 08:48:19 AM UTC 25 |
24409021 ps |
T544 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_smoke.1642137826 |
|
|
Feb 08 08:48:16 AM UTC 25 |
Feb 08 08:48:19 AM UTC 25 |
50830326 ps |
T545 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_access_same_device.2925390474 |
|
|
Feb 08 08:48:08 AM UTC 25 |
Feb 08 08:48:20 AM UTC 25 |
56019569 ps |
T546 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/15.xbar_stress_all_with_reset_error.2064278127 |
|
|
Feb 08 08:45:11 AM UTC 25 |
Feb 08 08:48:20 AM UTC 25 |
1209358246 ps |
T547 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_random.4068059639 |
|
|
Feb 08 08:48:16 AM UTC 25 |
Feb 08 08:48:21 AM UTC 25 |
53489589 ps |
T548 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_smoke_slow_rsp.1093816177 |
|
|
Feb 08 08:48:05 AM UTC 25 |
Feb 08 08:48:23 AM UTC 25 |
1774395740 ps |
T549 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_random_zero_delays.4026727773 |
|
|
Feb 08 08:48:17 AM UTC 25 |
Feb 08 08:48:26 AM UTC 25 |
32945500 ps |
T550 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_error_and_unmapped_addr.3355921795 |
|
|
Feb 08 08:48:22 AM UTC 25 |
Feb 08 08:48:26 AM UTC 25 |
17596463 ps |
T551 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_smoke_slow_rsp.2914998924 |
|
|
Feb 08 08:48:16 AM UTC 25 |
Feb 08 08:48:27 AM UTC 25 |
929142932 ps |
T165 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_stress_all.2943561827 |
|
|
Feb 08 08:47:50 AM UTC 25 |
Feb 08 08:48:27 AM UTC 25 |
2590468432 ps |
T552 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_same_source.3222756790 |
|
|
Feb 08 08:48:20 AM UTC 25 |
Feb 08 08:48:27 AM UTC 25 |
81564165 ps |
T553 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/30.xbar_smoke_large_delays.941067698 |
|
|
Feb 08 08:48:16 AM UTC 25 |
Feb 08 08:48:28 AM UTC 25 |
2055197800 ps |
T554 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/27.xbar_random_slow_rsp.1397561851 |
|
|
Feb 08 08:47:45 AM UTC 25 |
Feb 08 08:48:28 AM UTC 25 |
9309870602 ps |
T555 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/29.xbar_unmapped_addr.2894636342 |
|
|
Feb 08 08:48:10 AM UTC 25 |
Feb 08 08:48:28 AM UTC 25 |
680388520 ps |
T556 |
/workspaces/repo/scratch/os_regression/xbar_peri-sim-vcs/coverage/xbar_build_mode/26.xbar_stress_all.972507399 |
|
|
Feb 08 08:47:39 AM UTC 25 |
Feb 08 08:48:29 AM UTC 25 |
1070765575 ps |